1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#ifndef __CONFIG_H
16#define __CONFIG_H
17
18
19
20
21#define CONFIG_MAKALU 1
22#define CONFIG_405EX 1
23#define CONFIG_SYS_CLK_FREQ 33330000
24
25#define CONFIG_SYS_TEXT_BASE 0xFFFA0000
26
27
28
29
30#define CONFIG_HOSTNAME makalu
31#define CONFIG_ADDMISC "addmisc=setenv bootargs ${bootargs} rtc-x1205.probe=0,0x6f\0"
32#include "amcc-common.h"
33
34#define CONFIG_MISC_INIT_R 1
35
36
37
38
39
40#define CONFIG_SYS_FLASH_BASE 0xFC000000
41#define CONFIG_SYS_FPGA_BASE 0xF0000000
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65#define CONFIG_SYS_INIT_DCACHE_CS 4
66
67#if defined(CONFIG_SYS_INIT_DCACHE_CS)
68#define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_SDRAM_BASE + ( 1 << 30))
69#else
70#define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_SDRAM_BASE + (32 << 20))
71#endif
72
73#define CONFIG_SYS_INIT_RAM_SIZE (4 << 10)
74#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
75
76
77
78
79
80
81
82
83
84#if defined(CONFIG_SYS_INIT_DCACHE_CS)
85# define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
86# define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_PERIPHERAL_BASE + GPT0_COMP6)
87#else
88# define CONFIG_SYS_INIT_EXTRA_SIZE 16
89# define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - CONFIG_SYS_INIT_EXTRA_SIZE)
90# define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_INIT_RAM_ADDR
91#endif
92
93
94
95
96#define CONFIG_CONS_INDEX 1
97#undef CONFIG_SYS_EXT_SERIAL_CLOCK
98
99
100
101
102#define CONFIG_ENV_IS_IN_FLASH 1
103
104
105
106
107#define CONFIG_SYS_FLASH_CFI
108#define CONFIG_FLASH_CFI_DRIVER
109
110#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
111#define CONFIG_SYS_MAX_FLASH_BANKS 1
112#define CONFIG_SYS_MAX_FLASH_SECT 512
113
114#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
115#define CONFIG_SYS_FLASH_WRITE_TOUT 500
116
117#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
118#define CONFIG_SYS_FLASH_EMPTY_INFO
119
120#ifdef CONFIG_ENV_IS_IN_FLASH
121#define CONFIG_ENV_SECT_SIZE 0x20000
122#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
123#define CONFIG_ENV_SIZE 0x4000
124
125
126#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
127#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
128#endif
129
130
131
132
133#define CONFIG_SYS_MBYTES_SDRAM (256)
134
135#define CONFIG_SYS_SDRAM0_MB0CF_BASE (( 0 << 20) + CONFIG_SYS_SDRAM_BASE)
136#define CONFIG_SYS_SDRAM0_MB1CF_BASE ((128 << 20) + CONFIG_SYS_SDRAM_BASE)
137
138
139#define CONFIG_SYS_SDRAM0_MB0CF ((CONFIG_SYS_SDRAM0_MB0CF_BASE >> 3) | \
140 SDRAM_RXBAS_SDSZ_128MB | \
141 SDRAM_RXBAS_SDAM_MODE2 | \
142 SDRAM_RXBAS_SDBE_ENABLE)
143#define CONFIG_SYS_SDRAM0_MB1CF ((CONFIG_SYS_SDRAM0_MB1CF_BASE >> 3) | \
144 SDRAM_RXBAS_SDSZ_128MB | \
145 SDRAM_RXBAS_SDAM_MODE2 | \
146 SDRAM_RXBAS_SDBE_ENABLE)
147#define CONFIG_SYS_SDRAM0_MB2CF SDRAM_RXBAS_SDBE_DISABLE
148#define CONFIG_SYS_SDRAM0_MB3CF SDRAM_RXBAS_SDBE_DISABLE
149#define CONFIG_SYS_SDRAM0_MCOPT1 0x04322000
150#define CONFIG_SYS_SDRAM0_MCOPT2 0x00000000
151#define CONFIG_SYS_SDRAM0_MODT0 0x01800000
152#define CONFIG_SYS_SDRAM0_MODT1 0x00000000
153#define CONFIG_SYS_SDRAM0_CODT 0x0080f837
154#define CONFIG_SYS_SDRAM0_RTR 0x06180000
155#define CONFIG_SYS_SDRAM0_INITPLR0 0xa8380000
156#define CONFIG_SYS_SDRAM0_INITPLR1 0x81900400
157#define CONFIG_SYS_SDRAM0_INITPLR2 0x81020000
158#define CONFIG_SYS_SDRAM0_INITPLR3 0x81030000
159#define CONFIG_SYS_SDRAM0_INITPLR4 0x81010404
160#define CONFIG_SYS_SDRAM0_INITPLR5 0x81000542
161#define CONFIG_SYS_SDRAM0_INITPLR6 0x81900400
162#define CONFIG_SYS_SDRAM0_INITPLR7 0x8D080000
163#define CONFIG_SYS_SDRAM0_INITPLR8 0x8D080000
164#define CONFIG_SYS_SDRAM0_INITPLR9 0x8D080000
165#define CONFIG_SYS_SDRAM0_INITPLR10 0x8D080000
166#define CONFIG_SYS_SDRAM0_INITPLR11 0x81000442
167#define CONFIG_SYS_SDRAM0_INITPLR12 0x81010780
168#define CONFIG_SYS_SDRAM0_INITPLR13 0x81010400
169#define CONFIG_SYS_SDRAM0_INITPLR14 0x00000000
170#define CONFIG_SYS_SDRAM0_INITPLR15 0x00000000
171#define CONFIG_SYS_SDRAM0_RQDC 0x80000038
172#define CONFIG_SYS_SDRAM0_RFDC 0x00000209
173#define CONFIG_SYS_SDRAM0_RDCC 0x40000000
174#define CONFIG_SYS_SDRAM0_DLCR 0x030000a5
175#define CONFIG_SYS_SDRAM0_CLKTR 0x80000000
176#define CONFIG_SYS_SDRAM0_WRDTR 0x00000000
177#define CONFIG_SYS_SDRAM0_SDTR1 0x80201000
178#define CONFIG_SYS_SDRAM0_SDTR2 0x32204232
179#define CONFIG_SYS_SDRAM0_SDTR3 0x080b0d1a
180#define CONFIG_SYS_SDRAM0_MMODE 0x00000442
181#define CONFIG_SYS_SDRAM0_MEMODE 0x00000404
182
183
184
185
186#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
187
188#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 6
189#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
190#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
191
192
193#define CONFIG_DTT_DS1775 1
194#define CONFIG_DTT_SENSORS { 0 }
195#define CONFIG_SYS_I2C_DTT_ADDR 0x48
196
197
198#define CONFIG_RTC_X1205 1
199#define CONFIG_SYS_I2C_RTC_ADDR 0x6f
200
201
202
203
204#define CONFIG_M88E1111_PHY 1
205#define CONFIG_IBM_EMAC4_V4 1
206#define CONFIG_EMAC_PHY_MODE EMAC_PHY_MODE_RGMII_RGMII
207#define CONFIG_PHY_ADDR 6
208
209#define CONFIG_PHY_RESET 1
210#define CONFIG_PHY_GIGE 1
211
212#define CONFIG_HAS_ETH0 1
213
214#define CONFIG_HAS_ETH1 1
215#define CONFIG_PHY1_ADDR 0
216
217
218
219
220#define CONFIG_EXTRA_ENV_SETTINGS \
221 CONFIG_AMCC_DEF_ENV \
222 CONFIG_AMCC_DEF_ENV_POWERPC \
223 CONFIG_AMCC_DEF_ENV_PPC_OLD \
224 CONFIG_AMCC_DEF_ENV_NOR_UPD \
225 "kernel_addr=fc000000\0" \
226 "fdt_addr=fc1e0000\0" \
227 "ramdisk_addr=fc200000\0" \
228 "pciconfighost=1\0" \
229 "pcie_mode=RP:RP\0" \
230 ""
231
232
233
234
235#define CONFIG_CMD_DATE
236#define CONFIG_CMD_DTT
237#define CONFIG_CMD_PCI
238
239
240#define CONFIG_POST (CONFIG_SYS_POST_CACHE | \
241 CONFIG_SYS_POST_CPU | \
242 CONFIG_SYS_POST_ETHER | \
243 CONFIG_SYS_POST_I2C | \
244 CONFIG_SYS_POST_MEMORY | \
245 CONFIG_SYS_POST_UART)
246
247
248#define CONFIG_SYS_POST_UART_TABLE { CONFIG_SYS_NS16550_COM1, \
249 CONFIG_SYS_NS16550_COM2 }
250
251#define CONFIG_LOGBUFFER
252#define CONFIG_SYS_POST_CACHE_ADDR 0x00800000
253
254
255
256
257#define CONFIG_PCI_INDIRECT_BRIDGE
258#define CONFIG_PCI_SCAN_SHOW 1
259#define CONFIG_PCI_CONFIG_HOST_BRIDGE
260
261
262
263
264#define CONFIG_SYS_PCIE_MEMBASE 0x90000000
265#define CONFIG_SYS_PCIE_MEMSIZE 0x08000000
266
267#define CONFIG_SYS_PCIE0_CFGBASE 0xa0000000
268#define CONFIG_SYS_PCIE0_XCFGBASE 0xb0000000
269#define CONFIG_SYS_PCIE0_CFGMASK 0xe0000001
270
271#define CONFIG_SYS_PCIE1_CFGBASE 0xc0000000
272#define CONFIG_SYS_PCIE1_XCFGBASE 0xd0000000
273#define CONFIG_SYS_PCIE1_CFGMASK 0xe0000001
274
275#define CONFIG_SYS_PCIE0_UTLBASE 0xef502000
276#define CONFIG_SYS_PCIE1_UTLBASE 0xef503000
277
278
279#define CONFIG_SYS_PCIE_INBOUND_BASE 0x0000000000000000ULL
280
281
282
283
284
285#define CONFIG_SYS_EBC_PB0AP 0x08033700
286#define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH_BASE | 0xda000)
287
288
289#define CONFIG_SYS_EBC_PB2AP 0x9400C800
290#define CONFIG_SYS_EBC_PB2CR 0xF0018000
291
292#define CONFIG_SYS_EBC_CFG 0x7FC00000
293
294
295
296
297#define CONFIG_SYS_4xx_GPIO_TABLE { \
298{ \
299 \
300{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
301{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
302{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
303{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
304{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
305{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
306{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
307{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
308{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
309{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
310{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
311{GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, \
312{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
313{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
314{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
315{GPIO0_BASE, GPIO_BI, GPIO_ALT2, GPIO_OUT_0}, \
316{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
317{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
318{GPIO0_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_0}, \
319{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
320{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
321{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
322{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
323{GPIO0_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_0}, \
324{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
325{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
326{GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, \
327{GPIO0_BASE, GPIO_IN, GPIO_SEL , GPIO_OUT_0}, \
328{GPIO0_BASE, GPIO_IN, GPIO_SEL , GPIO_OUT_0}, \
329{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
330{GPIO0_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_0}, \
331{GPIO0_BASE, GPIO_IN, GPIO_ALT2, GPIO_OUT_0}, \
332} \
333}
334
335#define CONFIG_SYS_GPIO_PCIE_RST 23
336#define CONFIG_SYS_GPIO_PCIE_CLKREQ 27
337#define CONFIG_SYS_GPIO_PCIE_WAKE 28
338
339#endif
340