1
2
3
4
5
6
7
8
9
10
11
12
13#ifndef __RIOTBOARD_CONFIG_H
14#define __RIOTBOARD_CONFIG_H
15
16#define CONFIG_MXC_UART_BASE UART2_BASE
17#define CONSOLE_DEV "ttymxc1"
18#define CONFIG_MMCROOT "/dev/mmcblk1p2"
19
20#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
21
22#define CONFIG_IMX_THERMAL
23
24
25#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
26
27#define CONFIG_MXC_UART
28
29
30#define CONFIG_SYS_I2C
31#define CONFIG_SYS_I2C_MXC
32#define CONFIG_SYS_I2C_MXC_I2C1
33#define CONFIG_SYS_I2C_MXC_I2C2
34#define CONFIG_SYS_I2C_MXC_I2C3
35#define CONFIG_SYS_I2C_SPEED 100000
36
37
38#define CONFIG_USB_EHCI
39#define CONFIG_USB_EHCI_MX6
40#define CONFIG_USB_HOST_ETHER
41#define CONFIG_USB_ETHER_ASIX
42#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
43#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
44#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
45#define CONFIG_MXC_USB_FLAGS 0
46
47
48#define CONFIG_SYS_FSL_ESDHC_ADDR 0
49
50#define CONFIG_FEC_MXC
51#define CONFIG_MII
52#define IMX_FEC_BASE ENET_BASE_ADDR
53#define CONFIG_FEC_XCV_TYPE RGMII
54#define CONFIG_ETHPRIME "FEC"
55#define CONFIG_FEC_MXC_PHYADDR 4
56
57#define CONFIG_PHYLIB
58#define CONFIG_PHY_ATHEROS
59
60#ifdef CONFIG_CMD_SF
61#define CONFIG_MXC_SPI
62#define CONFIG_SF_DEFAULT_BUS 0
63#define CONFIG_SF_DEFAULT_CS 0
64#define CONFIG_SF_DEFAULT_SPEED 20000000
65#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
66#endif
67
68#define CONFIG_ARP_TIMEOUT 200UL
69
70
71#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
72
73#define CONFIG_SYS_MEMTEST_START 0x10000000
74#define CONFIG_SYS_MEMTEST_END 0x10010000
75#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
76
77
78#define CONFIG_NR_DRAM_BANKS 1
79#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
80
81#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
82#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
83#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
84
85#define CONFIG_SYS_INIT_SP_OFFSET \
86 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
87#define CONFIG_SYS_INIT_SP_ADDR \
88 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
89
90
91#define CONFIG_ENV_SIZE (8 * 1024)
92
93#if defined(CONFIG_ENV_IS_IN_MMC)
94
95#define CONFIG_FDTFILE "imx6dl-riotboard.dtb"
96#define CONFIG_SYS_FSL_USDHC_NUM 3
97#define CONFIG_SYS_MMC_ENV_DEV 2
98#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
99#define CONFIG_SUPPORT_EMMC_BOOT
100#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
101
102#define CONFIG_FDTFILE "imx6q-marsboard.dtb"
103#define CONFIG_SYS_FSL_USDHC_NUM 2
104#define CONFIG_ENV_OFFSET (768 * 1024)
105#define CONFIG_ENV_SECT_SIZE (8 * 1024)
106#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
107#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
108#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
109#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
110#endif
111
112
113#define CONFIG_VIDEO_IPUV3
114#define CONFIG_VIDEO_BMP_RLE8
115#define CONFIG_SPLASH_SCREEN
116#define CONFIG_SPLASH_SCREEN_ALIGN
117#define CONFIG_BMP_16BPP
118#define CONFIG_VIDEO_LOGO
119#define CONFIG_VIDEO_BMP_LOGO
120#define CONFIG_IPUV3_CLK 260000000
121#define CONFIG_IMX_HDMI
122#define CONFIG_IMX_VIDEO_SKIP
123
124#include <config_distro_defaults.h>
125#include "mx6_common.h"
126
127
128
129#define MEM_LAYOUT_ENV_SETTINGS \
130 "bootm_size=0x10000000\0" \
131 "kernel_addr_r=0x12000000\0" \
132 "fdt_addr_r=0x13000000\0" \
133 "scriptaddr=0x13100000\0" \
134 "pxefile_addr_r=0x13200000\0" \
135 "ramdisk_addr_r=0x13300000\0"
136
137#define BOOT_TARGET_DEVICES(func) \
138 func(MMC, mmc, 0) \
139 func(MMC, mmc, 1) \
140 func(MMC, mmc, 2) \
141 func(USB, usb, 0) \
142 func(PXE, pxe, na) \
143 func(DHCP, dhcp, na)
144
145#include <config_distro_bootcmd.h>
146
147#define CONSOLE_STDIN_SETTINGS \
148 "stdin=serial\0"
149
150#define CONSOLE_STDOUT_SETTINGS \
151 "stdout=serial\0" \
152 "stderr=serial\0"
153
154#define CONSOLE_ENV_SETTINGS \
155 CONSOLE_STDIN_SETTINGS \
156 CONSOLE_STDOUT_SETTINGS
157
158#define CONFIG_EXTRA_ENV_SETTINGS \
159 CONSOLE_ENV_SETTINGS \
160 MEM_LAYOUT_ENV_SETTINGS \
161 "fdtfile=" CONFIG_FDTFILE "\0" \
162 BOOTENV
163
164#endif
165