uboot/include/configs/r7780mp.h
<<
>>
Prefs
   1/*
   2 * Configuation settings for the Renesas R7780MP board
   3 *
   4 * Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
   5 * Copyright (C) 2008 Yusuke Goda <goda.yusuke@renesas.com>
   6 *
   7 * SPDX-License-Identifier:     GPL-2.0+
   8 */
   9
  10#ifndef __R7780RP_H
  11#define __R7780RP_H
  12
  13#define CONFIG_CPU_SH7780       1
  14#define CONFIG_R7780MP          1
  15#define CONFIG_SYS_R7780MP_OLD_FLASH    1
  16#define __LITTLE_ENDIAN__ 1
  17
  18#define CONFIG_DISPLAY_BOARDINFO
  19
  20/*
  21 * Command line configuration.
  22 */
  23#define CONFIG_CMD_SDRAM
  24#define CONFIG_CMD_PCI
  25#define CONFIG_CMD_IDE
  26
  27#define CONFIG_SCIF_CONSOLE     1
  28#define CONFIG_CONS_SCIF0       1
  29
  30#define CONFIG_BOOTARGS         "console=ttySC0,115200"
  31#define CONFIG_ENV_OVERWRITE    1
  32
  33#define CONFIG_SYS_TEXT_BASE            0x0FFC0000
  34#define CONFIG_SYS_SDRAM_BASE           (0x08000000)
  35#define CONFIG_SYS_SDRAM_SIZE           (128 * 1024 * 1024)
  36
  37#define CONFIG_SYS_LONGHELP
  38#define CONFIG_SYS_CBSIZE               256
  39#define CONFIG_SYS_PBSIZE               256
  40#define CONFIG_SYS_MAXARGS              16
  41#define CONFIG_SYS_BARGSIZE     512
  42
  43#define CONFIG_SYS_MEMTEST_START        (CONFIG_SYS_SDRAM_BASE)
  44#define CONFIG_SYS_MEMTEST_END          (CONFIG_SYS_TEXT_BASE - 0x100000)
  45
  46/* Flash board support */
  47#define CONFIG_SYS_FLASH_BASE           (0xA0000000)
  48#ifdef CONFIG_SYS_R7780MP_OLD_FLASH
  49/* NOR Flash (S29PL127J60TFI130) */
  50# define CONFIG_SYS_FLASH_CFI_WIDTH     FLASH_CFI_32BIT
  51# define CONFIG_SYS_MAX_FLASH_BANKS     (2)
  52# define CONFIG_SYS_MAX_FLASH_SECT      270
  53# define CONFIG_SYS_FLASH_BANKS_LIST    { CONFIG_SYS_FLASH_BASE,\
  54                                CONFIG_SYS_FLASH_BASE + 0x100000,\
  55                                CONFIG_SYS_FLASH_BASE + 0x400000,\
  56                                CONFIG_SYS_FLASH_BASE + 0x700000, }
  57#else /* CONFIG_SYS_R7780MP_OLD_FLASH */
  58/* NOR Flash (Spantion S29GL256P) */
  59# define CONFIG_SYS_MAX_FLASH_BANKS     (1)
  60# define CONFIG_SYS_MAX_FLASH_SECT              256
  61# define CONFIG_SYS_FLASH_BANKS_LIST    { CONFIG_SYS_FLASH_BASE }
  62#endif /* CONFIG_SYS_R7780MP_OLD_FLASH */
  63
  64#define CONFIG_SYS_LOAD_ADDR            (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
  65/* Address of u-boot image in Flash */
  66#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
  67#define CONFIG_SYS_MONITOR_LEN          (256 * 1024)
  68/* Size of DRAM reserved for malloc() use */
  69#define CONFIG_SYS_MALLOC_LEN           (1204 * 1024)
  70
  71#define CONFIG_SYS_BOOTMAPSZ            (8 * 1024 * 1024)
  72#define CONFIG_SYS_RX_ETH_BUFFER        (8)
  73
  74#define CONFIG_SYS_FLASH_CFI
  75#define CONFIG_FLASH_CFI_DRIVER
  76#undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE
  77#undef  CONFIG_SYS_FLASH_QUIET_TEST
  78/* print 'E' for empty sector on flinfo */
  79#define CONFIG_SYS_FLASH_EMPTY_INFO
  80
  81#define CONFIG_ENV_IS_IN_FLASH
  82#define CONFIG_ENV_SECT_SIZE    (256 * 1024)
  83#define CONFIG_ENV_SIZE         (CONFIG_ENV_SECT_SIZE)
  84#define CONFIG_ENV_ADDR         (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
  85#define CONFIG_SYS_FLASH_ERASE_TOUT     120000
  86#define CONFIG_SYS_FLASH_WRITE_TOUT     500
  87
  88/* Board Clock */
  89#define CONFIG_SYS_CLK_FREQ     33333333
  90#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
  91#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
  92#define CONFIG_SYS_TMU_CLK_DIV          4
  93
  94/* PCI Controller */
  95#if defined(CONFIG_CMD_PCI)
  96#define CONFIG_SH4_PCI
  97#define CONFIG_SH7780_PCI
  98#define CONFIG_SH7780_PCI_LSR   0x07f00001
  99#define CONFIG_SH7780_PCI_LAR   CONFIG_SYS_SDRAM_SIZE
 100#define CONFIG_SH7780_PCI_BAR   CONFIG_SYS_SDRAM_SIZE
 101#define CONFIG_PCI_SCAN_SHOW    1
 102#define __mem_pci
 103
 104#define CONFIG_PCI_MEM_BUS      0xFD000000      /* Memory space base addr */
 105#define CONFIG_PCI_MEM_PHYS     CONFIG_PCI_MEM_BUS
 106#define CONFIG_PCI_MEM_SIZE     0x01000000      /* Size of Memory window */
 107
 108#define CONFIG_PCI_IO_BUS       0xFE200000      /* IO space base address */
 109#define CONFIG_PCI_IO_PHYS      CONFIG_PCI_IO_BUS
 110#define CONFIG_PCI_IO_SIZE      0x00200000      /* Size of IO window */
 111#define CONFIG_PCI_SYS_PHYS CONFIG_SYS_SDRAM_BASE
 112#define CONFIG_PCI_SYS_BUS  CONFIG_SYS_SDRAM_BASE
 113#define CONFIG_PCI_SYS_SIZE CONFIG_SYS_SDRAM_SIZE
 114#endif /* CONFIG_CMD_PCI */
 115
 116#if defined(CONFIG_CMD_NET)
 117/* AX88796L Support(NE2000 base chip) */
 118#define CONFIG_DRIVER_AX88796L
 119#define CONFIG_DRIVER_NE2000_BASE       0xA4100000
 120#endif
 121
 122/* Compact flash Support */
 123#if defined(CONFIG_CMD_IDE)
 124#define CONFIG_IDE_RESET        1
 125#define CONFIG_SYS_PIO_MODE            1
 126#define CONFIG_SYS_IDE_MAXBUS          1   /* IDE bus */
 127#define CONFIG_SYS_IDE_MAXDEVICE       1
 128#define CONFIG_SYS_ATA_BASE_ADDR       0xb4000000
 129#define CONFIG_SYS_ATA_STRIDE          2               /* 1bit shift */
 130#define CONFIG_SYS_ATA_DATA_OFFSET     0x1000          /* data reg offset */
 131#define CONFIG_SYS_ATA_REG_OFFSET      0x1000          /* reg offset */
 132#define CONFIG_SYS_ATA_ALT_OFFSET      0x800           /* alternate register offset */
 133#define CONFIG_IDE_SWAP_IO
 134#endif /* CONFIG_CMD_IDE */
 135
 136#endif /* __R7780RP_H */
 137