uboot/include/configs/tegra-common.h
<<
>>
Prefs
   1/*
   2 *  (C) Copyright 2010-2012
   3 *  NVIDIA Corporation <www.nvidia.com>
   4 *
   5 * SPDX-License-Identifier:     GPL-2.0+
   6 */
   7
   8#ifndef _TEGRA_COMMON_H_
   9#define _TEGRA_COMMON_H_
  10#include <linux/sizes.h>
  11#include <linux/stringify.h>
  12
  13/*
  14 * High Level Configuration Options
  15 */
  16#define CONFIG_ARMCORTEXA9              /* This is an ARM V7 CPU core */
  17#define CONFIG_SYS_L2CACHE_OFF          /* No L2 cache */
  18
  19#include <asm/arch/tegra.h>             /* get chip and board defs */
  20
  21/* Use the Tegra US timer on ARMv7, but the architected timer on ARMv8. */
  22#ifndef CONFIG_ARM64
  23#define CONFIG_SYS_TIMER_RATE           1000000
  24#define CONFIG_SYS_TIMER_COUNTER        NV_PA_TMRUS_BASE
  25#endif
  26
  27#define CONFIG_CMDLINE_TAG              /* enable passing of ATAGs */
  28
  29/* Environment */
  30#define CONFIG_ENV_VARS_UBOOT_CONFIG
  31#define CONFIG_ENV_SIZE                 0x2000  /* Total Size Environment */
  32
  33/*
  34 * NS16550 Configuration
  35 */
  36#define CONFIG_SYS_NS16550_CLK          V_NS16550_CLK
  37
  38/*
  39 * Common HW configuration.
  40 * If this varies between SoCs later, move to tegraNN-common.h
  41 * Note: This is number of devices, not max device ID.
  42 */
  43#define CONFIG_SYS_MMC_MAX_DEVICE 4
  44
  45/*
  46 * select serial console configuration
  47 */
  48#define CONFIG_CONS_INDEX       1
  49
  50/* allow to overwrite serial and ethaddr */
  51#define CONFIG_ENV_OVERWRITE
  52
  53/* turn on command-line edit/hist/auto */
  54#define CONFIG_CMDLINE_EDITING
  55
  56/*
  57 * Increasing the size of the IO buffer as default nfsargs size is more
  58 *  than 256 and so it is not possible to edit it
  59 */
  60#define CONFIG_SYS_CBSIZE               (1024 * 2) /* Console I/O Buffer Size */
  61/* Print Buffer Size */
  62#define CONFIG_SYS_PBSIZE               (CONFIG_SYS_CBSIZE + \
  63                                        sizeof(CONFIG_SYS_PROMPT) + 16)
  64#define CONFIG_SYS_MAXARGS              64      /* max number of command args */
  65
  66/* Boot Argument Buffer Size */
  67#define CONFIG_SYS_BARGSIZE             (CONFIG_SYS_CBSIZE)
  68
  69#define CONFIG_SYS_MEMTEST_START        (NV_PA_SDRC_CS0 + 0x600000)
  70#define CONFIG_SYS_MEMTEST_END          (CONFIG_SYS_MEMTEST_START + 0x100000)
  71
  72/*-----------------------------------------------------------------------
  73 * Physical Memory Map
  74 */
  75#define CONFIG_NR_DRAM_BANKS    2
  76#define PHYS_SDRAM_1            NV_PA_SDRC_CS0
  77#define PHYS_SDRAM_1_SIZE       0x20000000      /* 512M */
  78
  79#define CONFIG_SYS_UBOOT_START  CONFIG_SYS_TEXT_BASE
  80#define CONFIG_SYS_SDRAM_BASE   PHYS_SDRAM_1
  81
  82#define CONFIG_SYS_BOOTMAPSZ    (256 << 20)     /* 256M */
  83
  84#define CONFIG_SYS_INIT_RAM_ADDR        CONFIG_STACKBASE
  85#define CONFIG_SYS_INIT_RAM_SIZE        CONFIG_SYS_MALLOC_LEN
  86#define CONFIG_SYS_INIT_SP_ADDR         (CONFIG_SYS_INIT_RAM_ADDR + \
  87                                                CONFIG_SYS_INIT_RAM_SIZE - \
  88                                                GENERATED_GBL_DATA_SIZE)
  89
  90#define CONFIG_CMD_ENTERRCM
  91
  92/* Defines for SPL */
  93#define CONFIG_SPL_FRAMEWORK
  94#define CONFIG_SPL_BOARD_INIT
  95#define CONFIG_SPL_NAND_SIMPLE
  96#define CONFIG_SPL_MAX_FOOTPRINT        (CONFIG_SYS_TEXT_BASE - \
  97                                                CONFIG_SPL_TEXT_BASE)
  98#define CONFIG_SYS_SPL_MALLOC_SIZE      0x00010000
  99
 100/* Misc utility code */
 101#define CONFIG_BOUNCE_BUFFER
 102#define CONFIG_CRC32_VERIFY
 103
 104#ifndef CONFIG_SPL_BUILD
 105#include <config_distro_defaults.h>
 106#define CONFIG_FAT_WRITE
 107#endif
 108
 109#endif /* _TEGRA_COMMON_H_ */
 110