1
2
3
4
5
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10
11
12
13#ifdef CONFIG_RAMBOOT_PBL
14#define CONFIG_SYS_FSL_PBL_PBI $(SRCTREE)/board/freescale/b4860qds/b4_pbi.cfg
15#define CONFIG_SYS_FSL_PBL_RCW $(SRCTREE)/board/freescale/b4860qds/b4_rcw.cfg
16#ifndef CONFIG_NAND
17#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
18#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
19#else
20#define CONFIG_SPL_FLUSH_IMAGE
21#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
22#define CONFIG_SYS_TEXT_BASE 0x00201000
23#define CONFIG_SPL_TEXT_BASE 0xFFFD8000
24#define CONFIG_SPL_PAD_TO 0x40000
25#define CONFIG_SPL_MAX_SIZE 0x28000
26#define RESET_VECTOR_OFFSET 0x27FFC
27#define BOOT_PAGE_OFFSET 0x27000
28#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
29#define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
30#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
31#define CONFIG_SYS_NAND_U_BOOT_OFFS (256 << 10)
32#define CONFIG_SYS_LDSCRIPT "arch/powerpc/cpu/mpc85xx/u-boot-nand.lds"
33#define CONFIG_SPL_NAND_BOOT
34#ifdef CONFIG_SPL_BUILD
35#define CONFIG_SPL_SKIP_RELOCATE
36#define CONFIG_SPL_COMMON_INIT_DDR
37#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
38#endif
39#endif
40#endif
41
42#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
43
44#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR (CONFIG_SYS_TEXT_BASE & 0xfff00000)
45#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR_PHYS \
46 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR)
47#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
48#endif
49
50
51#define CONFIG_SYS_BOOK3E_HV
52#define CONFIG_MP
53
54#ifndef CONFIG_SYS_TEXT_BASE
55#define CONFIG_SYS_TEXT_BASE 0xeff40000
56#endif
57
58#ifndef CONFIG_RESET_VECTOR_ADDRESS
59#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
60#endif
61
62#define CONFIG_SYS_FSL_CPC
63#define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS
64#define CONFIG_PCIE1
65#define CONFIG_FSL_PCI_INIT
66#define CONFIG_SYS_PCI_64BIT
67
68#ifndef CONFIG_ARCH_B4420
69#define CONFIG_SYS_SRIO
70#define CONFIG_SRIO1
71#define CONFIG_SRIO2
72#define CONFIG_SRIO_PCIE_BOOT_MASTER
73#endif
74
75
76#define I2C_MUX_PCA_ADDR 0x77
77
78
79#define CONFIG_VSC_CROSSBAR
80#define I2C_CH_DEFAULT 0x8
81#define I2C_CH_VSC3316 0xc
82#define I2C_CH_VSC3308 0xd
83
84#define VSC3316_TX_ADDRESS 0x70
85#define VSC3316_RX_ADDRESS 0x71
86#define VSC3308_TX_ADDRESS 0x02
87#define VSC3308_RX_ADDRESS 0x03
88
89
90#define CONFIG_IDT8T49N222A
91#define I2C_CH_IDT 0x9
92
93#define IDT_SERDES1_ADDRESS 0x6E
94#define IDT_SERDES2_ADDRESS 0x6C
95
96
97#define I2C_MUX_CH_VOL_MONITOR 0xa
98#define I2C_VOL_MONITOR_ADDR 0x40
99#define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
100#define I2C_VOL_MONITOR_BUS_V_OVF 0x1
101#define I2C_VOL_MONITOR_BUS_V_SHIFT 3
102
103#define CONFIG_ZM7300
104#define I2C_MUX_CH_DPM 0xa
105#define I2C_DPM_ADDR 0x28
106
107#define CONFIG_ENV_OVERWRITE
108
109#ifndef CONFIG_MTD_NOR_FLASH
110#else
111#define CONFIG_FLASH_CFI_DRIVER
112#define CONFIG_SYS_FLASH_CFI
113#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
114#endif
115
116#if defined(CONFIG_SPIFLASH)
117#define CONFIG_SYS_EXTRA_ENV_RELOC
118#define CONFIG_ENV_SPI_BUS 0
119#define CONFIG_ENV_SPI_CS 0
120#define CONFIG_ENV_SPI_MAX_HZ 10000000
121#define CONFIG_ENV_SPI_MODE 0
122#define CONFIG_ENV_SIZE 0x2000
123#define CONFIG_ENV_OFFSET 0x100000
124#define CONFIG_ENV_SECT_SIZE 0x10000
125#elif defined(CONFIG_SDCARD)
126#define CONFIG_SYS_EXTRA_ENV_RELOC
127#define CONFIG_SYS_MMC_ENV_DEV 0
128#define CONFIG_ENV_SIZE 0x2000
129#define CONFIG_ENV_OFFSET (512 * 1097)
130#elif defined(CONFIG_NAND)
131#define CONFIG_SYS_EXTRA_ENV_RELOC
132#define CONFIG_ENV_SIZE 0x2000
133#define CONFIG_ENV_OFFSET (10 * CONFIG_SYS_NAND_BLOCK_SIZE)
134#elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE)
135#define CONFIG_ENV_ADDR 0xffe20000
136#define CONFIG_ENV_SIZE 0x2000
137#elif defined(CONFIG_ENV_IS_NOWHERE)
138#define CONFIG_ENV_SIZE 0x2000
139#else
140#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
141#define CONFIG_ENV_SIZE 0x2000
142#define CONFIG_ENV_SECT_SIZE 0x20000
143#endif
144
145#ifndef __ASSEMBLY__
146unsigned long get_board_sys_clk(void);
147unsigned long get_board_ddr_clk(void);
148#endif
149#define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
150#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
151
152
153
154
155#define CONFIG_SYS_CACHE_STASHING
156#define CONFIG_BTB
157#define CONFIG_DDR_ECC
158#ifdef CONFIG_DDR_ECC
159#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
160#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
161#endif
162
163#define CONFIG_ENABLE_36BIT_PHYS
164
165#ifdef CONFIG_PHYS_64BIT
166#define CONFIG_ADDR_MAP
167#define CONFIG_SYS_NUM_ADDR_MAP 64
168#endif
169
170#if 0
171#define CONFIG_POST CONFIG_SYS_POST_MEMORY
172#endif
173#define CONFIG_SYS_MEMTEST_START 0x00200000
174#define CONFIG_SYS_MEMTEST_END 0x00400000
175#define CONFIG_SYS_ALT_MEMTEST
176#define CONFIG_PANIC_HANG
177
178
179
180
181#define CONFIG_SYS_INIT_L3_ADDR 0xFFFC0000
182#define CONFIG_SYS_L3_SIZE 256 << 10
183#define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L3_ADDR + 32 * 1024)
184#ifdef CONFIG_NAND
185#define CONFIG_ENV_ADDR (CONFIG_SPL_GD_ADDR + 4 * 1024)
186#endif
187#define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SPL_GD_ADDR + 12 * 1024)
188#define CONFIG_SPL_RELOC_MALLOC_SIZE (30 << 10)
189#define CONFIG_SPL_RELOC_STACK (CONFIG_SPL_GD_ADDR + 64 * 1024)
190#define CONFIG_SPL_RELOC_STACK_SIZE (22 << 10)
191
192#ifdef CONFIG_PHYS_64BIT
193#define CONFIG_SYS_DCSRBAR 0xf0000000
194#define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull
195#endif
196
197
198#define CONFIG_ID_EEPROM
199#define CONFIG_SYS_I2C_EEPROM_NXID
200#define CONFIG_SYS_EEPROM_BUS_NUM 0
201#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
202#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
203#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
204#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
205
206
207
208
209#define CONFIG_VERY_BIG_RAM
210#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
211#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
212
213#define CONFIG_DIMM_SLOTS_PER_CTLR 1
214#define CONFIG_CHIP_SELECTS_PER_CTRL (4 * CONFIG_DIMM_SLOTS_PER_CTLR)
215
216#define CONFIG_DDR_SPD
217#define CONFIG_SYS_DDR_RAW_TIMING
218#ifndef CONFIG_SPL_BUILD
219#define CONFIG_FSL_DDR_INTERACTIVE
220#endif
221
222#define CONFIG_SYS_SPD_BUS_NUM 0
223#define SPD_EEPROM_ADDRESS1 0x51
224#define SPD_EEPROM_ADDRESS2 0x53
225
226#define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1
227#define CONFIG_SYS_SDRAM_SIZE 2048
228
229
230
231
232#define CONFIG_SYS_FLASH_BASE 0xe0000000
233#ifdef CONFIG_PHYS_64BIT
234#define CONFIG_SYS_FLASH_BASE_PHYS (0xf00000000ull | CONFIG_SYS_FLASH_BASE)
235#else
236#define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
237#endif
238
239#define CONFIG_SYS_NOR0_CSPR_EXT (0xf)
240#define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
241 + 0x8000000) | \
242 CSPR_PORT_SIZE_16 | \
243 CSPR_MSEL_NOR | \
244 CSPR_V)
245#define CONFIG_SYS_NOR1_CSPR_EXT (0xf)
246#define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
247 CSPR_PORT_SIZE_16 | \
248 CSPR_MSEL_NOR | \
249 CSPR_V)
250#define CONFIG_SYS_NOR_AMASK IFC_AMASK(128 * 1024 * 1024)
251
252#define CONFIG_SYS_NOR_CSOR CSOR_NOR_ADM_SHIFT(4)
253#define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x01) | \
254 FTIM0_NOR_TEADC(0x04) | \
255 FTIM0_NOR_TEAHC(0x20))
256#define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
257 FTIM1_NOR_TRAD_NOR(0x1A) |\
258 FTIM1_NOR_TSEQRAD_NOR(0x13))
259#define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x01) | \
260 FTIM2_NOR_TCH(0x0E) | \
261 FTIM2_NOR_TWPH(0x0E) | \
262 FTIM2_NOR_TWP(0x1c))
263#define CONFIG_SYS_NOR_FTIM3 0x0
264
265#define CONFIG_SYS_FLASH_QUIET_TEST
266#define CONFIG_FLASH_SHOW_PROGRESS 45
267
268#define CONFIG_SYS_MAX_FLASH_BANKS 2
269#define CONFIG_SYS_MAX_FLASH_SECT 1024
270#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
271#define CONFIG_SYS_FLASH_WRITE_TOUT 500
272
273#define CONFIG_SYS_FLASH_EMPTY_INFO
274#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS \
275 + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
276
277#define CONFIG_FSL_QIXIS
278#define CONFIG_FSL_QIXIS_V2
279#define QIXIS_BASE 0xffdf0000
280#ifdef CONFIG_PHYS_64BIT
281#define QIXIS_BASE_PHYS (0xf00000000ull | QIXIS_BASE)
282#else
283#define QIXIS_BASE_PHYS QIXIS_BASE
284#endif
285#define QIXIS_LBMAP_SWITCH 0x01
286#define QIXIS_LBMAP_MASK 0x0f
287#define QIXIS_LBMAP_SHIFT 0
288#define QIXIS_LBMAP_DFLTBANK 0x00
289#define QIXIS_LBMAP_ALTBANK 0x02
290#define QIXIS_RST_CTL_RESET 0x31
291#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
292#define QIXIS_RCFG_CTL_RECONFIG_START 0x21
293#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
294
295#define CONFIG_SYS_CSPR3_EXT (0xf)
296#define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
297 | CSPR_PORT_SIZE_8 \
298 | CSPR_MSEL_GPCM \
299 | CSPR_V)
300#define CONFIG_SYS_AMASK3 IFC_AMASK(4 * 1024)
301#define CONFIG_SYS_CSOR3 0x0
302
303#define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
304 FTIM0_GPCM_TEADC(0x0e) | \
305 FTIM0_GPCM_TEAHC(0x0e))
306#define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0x0e) | \
307 FTIM1_GPCM_TRAD(0x1f))
308#define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
309 FTIM2_GPCM_TCH(0x8) | \
310 FTIM2_GPCM_TWP(0x1f))
311#define CONFIG_SYS_CS3_FTIM3 0x0
312
313
314#define CONFIG_NAND_FSL_IFC
315#define CONFIG_SYS_NAND_MAX_ECCPOS 256
316#define CONFIG_SYS_NAND_MAX_OOBFREE 2
317#define CONFIG_SYS_NAND_BASE 0xff800000
318#ifdef CONFIG_PHYS_64BIT
319#define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE)
320#else
321#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
322#endif
323
324#define CONFIG_SYS_NAND_CSPR_EXT (0xf)
325#define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
326 | CSPR_PORT_SIZE_8 \
327 | CSPR_MSEL_NAND \
328 | CSPR_V)
329#define CONFIG_SYS_NAND_AMASK IFC_AMASK(64 * 1024)
330
331#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN \
332 | CSOR_NAND_ECC_DEC_EN \
333 | CSOR_NAND_ECC_MODE_4 \
334 | CSOR_NAND_RAL_3 \
335 | CSOR_NAND_PGS_2K \
336 | CSOR_NAND_SPRZ_64 \
337 | CSOR_NAND_PB(64))
338
339#define CONFIG_SYS_NAND_ONFI_DETECTION
340
341
342#define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
343 FTIM0_NAND_TWP(0x18) | \
344 FTIM0_NAND_TWCHT(0x07) | \
345 FTIM0_NAND_TWH(0x0a))
346#define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
347 FTIM1_NAND_TWBE(0x39) | \
348 FTIM1_NAND_TRR(0x0e) | \
349 FTIM1_NAND_TRP(0x18))
350#define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
351 FTIM2_NAND_TREH(0x0a) | \
352 FTIM2_NAND_TWHRE(0x1e))
353#define CONFIG_SYS_NAND_FTIM3 0x0
354
355#define CONFIG_SYS_NAND_DDR_LAW 11
356
357#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
358#define CONFIG_SYS_MAX_NAND_DEVICE 1
359
360#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
361
362#if defined(CONFIG_NAND)
363#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
364#define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
365#define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
366#define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
367#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
368#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
369#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
370#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
371#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR0_CSPR_EXT
372#define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR0_CSPR
373#define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
374#define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
375#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
376#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
377#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
378#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
379#else
380#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
381#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
382#define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
383#define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
384#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
385#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
386#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
387#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
388#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
389#define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
390#define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
391#define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
392#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
393#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
394#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
395#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
396#endif
397#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
398#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
399#define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
400#define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
401#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
402#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
403#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
404#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
405
406#ifdef CONFIG_SPL_BUILD
407#define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
408#else
409#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
410#endif
411
412#if defined(CONFIG_RAMBOOT_PBL)
413#define CONFIG_SYS_RAMBOOT
414#endif
415
416#define CONFIG_BOARD_EARLY_INIT_R
417#define CONFIG_MISC_INIT_R
418
419#define CONFIG_HWCONFIG
420
421
422#define CONFIG_L1_INIT_RAM
423#define CONFIG_SYS_INIT_RAM_LOCK
424#define CONFIG_SYS_INIT_RAM_ADDR 0xfdd00000
425#ifdef CONFIG_PHYS_64BIT
426#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
427#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0xfe03c000
428
429#define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
430 ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
431 CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
432#else
433#define CONFIG_SYS_INIT_RAM_ADDR_PHYS 0xfe03c000
434#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
435#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
436#endif
437#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
438
439#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
440 GENERATED_GBL_DATA_SIZE)
441#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
442
443#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
444#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
445
446
447
448
449
450#define CONFIG_CONS_INDEX 1
451#define CONFIG_SYS_NS16550_SERIAL
452#define CONFIG_SYS_NS16550_REG_SIZE 1
453#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2)
454
455#define CONFIG_SYS_BAUDRATE_TABLE \
456 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
457
458#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500)
459#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600)
460#define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500)
461#define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600)
462
463
464#define CONFIG_SYS_I2C
465#define CONFIG_SYS_I2C_FSL
466#define CONFIG_SYS_FSL_I2C_SPEED 400000
467#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
468#define CONFIG_SYS_FSL_I2C2_SPEED 400000
469#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
470#define CONFIG_SYS_FSL_I2C_OFFSET 0x118000
471#define CONFIG_SYS_FSL_I2C2_OFFSET 0x119000
472
473
474
475
476#define RTC
477#define CONFIG_RTC_DS3231 1
478#define CONFIG_SYS_I2C_RTC_ADDR 0x68
479
480
481
482
483#ifdef CONFIG_SYS_SRIO
484#ifdef CONFIG_SRIO1
485#define CONFIG_SYS_SRIO1_MEM_VIRT 0xa0000000
486#ifdef CONFIG_PHYS_64BIT
487#define CONFIG_SYS_SRIO1_MEM_PHYS 0xc20000000ull
488#else
489#define CONFIG_SYS_SRIO1_MEM_PHYS 0xa0000000
490#endif
491#define CONFIG_SYS_SRIO1_MEM_SIZE 0x10000000
492#endif
493
494#ifdef CONFIG_SRIO2
495#define CONFIG_SYS_SRIO2_MEM_VIRT 0xb0000000
496#ifdef CONFIG_PHYS_64BIT
497#define CONFIG_SYS_SRIO2_MEM_PHYS 0xc30000000ull
498#else
499#define CONFIG_SYS_SRIO2_MEM_PHYS 0xb0000000
500#endif
501#define CONFIG_SYS_SRIO2_MEM_SIZE 0x10000000
502#endif
503#endif
504
505
506
507
508
509#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_PHYS 0xfef200000ull
510#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS1 0xfff00000ull
511#define CONFIG_SRIO_PCIE_BOOT_IMAGE_SIZE 0x100000
512#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS2 0x3fff00000ull
513
514
515
516
517#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_PHYS 0xfef100000ull
518#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_BUS 0x3ffe00000ull
519#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_SIZE 0x40000
520
521
522#define CONFIG_SRIO_PCIE_BOOT_BRR_OFFSET 0xe00e4
523#define CONFIG_SRIO_PCIE_BOOT_RELEASE_MASK 0x00000001
524
525
526
527
528#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
529#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR 0xFFE00000
530#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR_PHYS \
531 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR)
532#endif
533
534
535
536
537#define CONFIG_SF_DEFAULT_SPEED 10000000
538#define CONFIG_SF_DEFAULT_MODE 0
539
540
541
542
543#ifdef CONFIG_PHYS_64BIT
544#define CONFIG_SYS_MAPLE_MEM_PHYS 0xFA0000000ull
545#else
546#define CONFIG_SYS_MAPLE_MEM_PHYS 0xA0000000
547#endif
548
549
550
551
552
553
554
555#define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
556#ifdef CONFIG_PHYS_64BIT
557#define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
558#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
559#else
560#define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
561#define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000
562#endif
563#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000
564#define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000
565#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
566#ifdef CONFIG_PHYS_64BIT
567#define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull
568#else
569#define CONFIG_SYS_PCIE1_IO_PHYS 0xf8000000
570#endif
571#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000
572
573
574#ifndef CONFIG_NOBQFMAN
575#define CONFIG_SYS_DPAA_QBMAN
576#define CONFIG_SYS_BMAN_NUM_PORTALS 25
577#define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
578#ifdef CONFIG_PHYS_64BIT
579#define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
580#else
581#define CONFIG_SYS_BMAN_MEM_PHYS CONFIG_SYS_BMAN_MEM_BASE
582#endif
583#define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000
584#define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
585#define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
586#define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
587#define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
588#define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
589 CONFIG_SYS_BMAN_CENA_SIZE)
590#define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
591#define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
592#define CONFIG_SYS_QMAN_NUM_PORTALS 25
593#define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000
594#ifdef CONFIG_PHYS_64BIT
595#define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull
596#else
597#define CONFIG_SYS_QMAN_MEM_PHYS CONFIG_SYS_QMAN_MEM_BASE
598#endif
599#define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000
600#define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
601#define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
602#define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
603#define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
604#define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
605 CONFIG_SYS_QMAN_CENA_SIZE)
606#define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
607#define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
608
609#define CONFIG_SYS_DPAA_FMAN
610
611#define CONFIG_SYS_DPAA_RMAN
612
613
614#if defined(CONFIG_SPIFLASH)
615
616
617
618
619#define CONFIG_SYS_QE_FW_IN_SPIFLASH
620#define CONFIG_SYS_FMAN_FW_ADDR 0x110000
621#elif defined(CONFIG_SDCARD)
622
623
624
625
626
627#define CONFIG_SYS_QE_FMAN_FW_IN_MMC
628#define CONFIG_SYS_FMAN_FW_ADDR (512 * 1130)
629#elif defined(CONFIG_NAND)
630#define CONFIG_SYS_QE_FMAN_FW_IN_NAND
631#define CONFIG_SYS_FMAN_FW_ADDR (13 * CONFIG_SYS_NAND_BLOCK_SIZE)
632#elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE)
633
634
635
636
637
638
639
640#define CONFIG_SYS_QE_FMAN_FW_IN_REMOTE
641#define CONFIG_SYS_FMAN_FW_ADDR 0xFFE00000
642#else
643#define CONFIG_SYS_QE_FMAN_FW_IN_NOR
644#define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
645#endif
646#define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
647#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
648#endif
649
650#ifdef CONFIG_SYS_DPAA_FMAN
651#define CONFIG_FMAN_ENET
652#define CONFIG_PHYLIB_10G
653#define CONFIG_PHY_VITESSE
654#define CONFIG_PHY_TERANETICS
655#define SGMII_CARD_PORT1_PHY_ADDR 0x1C
656#define SGMII_CARD_PORT2_PHY_ADDR 0x10
657#define SGMII_CARD_PORT3_PHY_ADDR 0x1E
658#define SGMII_CARD_PORT4_PHY_ADDR 0x11
659#endif
660
661#ifdef CONFIG_PCI
662#define CONFIG_PCI_INDIRECT_BRIDGE
663
664#define CONFIG_PCI_SCAN_SHOW
665#endif
666
667#ifdef CONFIG_FMAN_ENET
668#define CONFIG_SYS_FM1_ONBOARD_PHY1_ADDR 0x10
669#define CONFIG_SYS_FM1_ONBOARD_PHY2_ADDR 0x11
670
671
672#define CONFIG_SYS_FM1_10GEC1_PHY_ADDR 0x7
673#define CONFIG_SYS_FM1_10GEC2_PHY_ADDR 0x6
674
675#define CONFIG_SYS_FM1_DTSEC1_RISER_PHY_ADDR 0x1c
676#define CONFIG_SYS_FM1_DTSEC2_RISER_PHY_ADDR 0x1d
677#define CONFIG_SYS_FM1_DTSEC3_RISER_PHY_ADDR 0x1e
678#define CONFIG_SYS_FM1_DTSEC4_RISER_PHY_ADDR 0x1f
679
680#define CONFIG_MII
681#define CONFIG_ETHPRIME "FM1@DTSEC1"
682#endif
683
684#define CONFIG_SYS_FSL_B4860QDS_XFI_ERR
685
686
687
688
689#define CONFIG_LOADS_ECHO
690#define CONFIG_SYS_LOADS_BAUD_CHANGE
691
692
693
694
695#define CONFIG_HAS_FSL_DR_USB
696
697#ifdef CONFIG_HAS_FSL_DR_USB
698#ifdef CONFIG_USB_EHCI_HCD
699#define CONFIG_USB_EHCI_FSL
700#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
701#endif
702#endif
703
704
705
706
707#define CONFIG_SYS_LONGHELP
708#define CONFIG_CMDLINE_EDITING
709#define CONFIG_AUTO_COMPLETE
710#define CONFIG_SYS_LOAD_ADDR 0x2000000
711
712
713
714
715
716
717#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
718#define CONFIG_SYS_BOOTM_LEN (64 << 20)
719
720#ifdef CONFIG_CMD_KGDB
721#define CONFIG_KGDB_BAUDRATE 230400
722#endif
723
724
725
726
727#define CONFIG_ROOTPATH "/opt/nfsroot"
728#define CONFIG_BOOTFILE "uImage"
729#define CONFIG_UBOOTPATH "u-boot.bin"
730
731
732#define CONFIG_LOADADDR 1000000
733
734#define __USB_PHY_TYPE ulpi
735
736#ifdef CONFIG_ARCH_B4860
737#define HWCONFIG "hwconfig=fsl_ddr:ctlr_intlv=null," \
738 "bank_intlv=cs0_cs1;" \
739 "en_cpc:cpc2;"
740#else
741#define HWCONFIG "hwconfig=fsl_ddr:ctlr_intlv=null,bank_intlv=cs0_cs1;"
742#endif
743
744#define CONFIG_EXTRA_ENV_SETTINGS \
745 HWCONFIG \
746 "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
747 "netdev=eth0\0" \
748 "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
749 "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
750 "tftpflash=tftpboot $loadaddr $uboot && " \
751 "protect off $ubootaddr +$filesize && " \
752 "erase $ubootaddr +$filesize && " \
753 "cp.b $loadaddr $ubootaddr $filesize && " \
754 "protect on $ubootaddr +$filesize && " \
755 "cmp.b $loadaddr $ubootaddr $filesize\0" \
756 "consoledev=ttyS0\0" \
757 "ramdiskaddr=2000000\0" \
758 "ramdiskfile=b4860qds/ramdisk.uboot\0" \
759 "fdtaddr=1e00000\0" \
760 "fdtfile=b4860qds/b4860qds.dtb\0" \
761 "bdev=sda3\0"
762
763
764
765#define CONFIG_PROOF_POINTS \
766 "setenv bootargs root=/dev/$bdev rw " \
767 "console=$consoledev,$baudrate $othbootargs;" \
768 "cpu 1 release 0x29000000 - - -;" \
769 "cpu 2 release 0x29000000 - - -;" \
770 "cpu 3 release 0x29000000 - - -;" \
771 "cpu 4 release 0x29000000 - - -;" \
772 "cpu 5 release 0x29000000 - - -;" \
773 "cpu 6 release 0x29000000 - - -;" \
774 "cpu 7 release 0x29000000 - - -;" \
775 "go 0x29000000"
776
777#define CONFIG_HVBOOT \
778 "setenv bootargs config-addr=0x60000000; " \
779 "bootm 0x01000000 - 0x00f00000"
780
781#define CONFIG_ALU \
782 "setenv bootargs root=/dev/$bdev rw " \
783 "console=$consoledev,$baudrate $othbootargs;" \
784 "cpu 1 release 0x01000000 - - -;" \
785 "cpu 2 release 0x01000000 - - -;" \
786 "cpu 3 release 0x01000000 - - -;" \
787 "cpu 4 release 0x01000000 - - -;" \
788 "cpu 5 release 0x01000000 - - -;" \
789 "cpu 6 release 0x01000000 - - -;" \
790 "cpu 7 release 0x01000000 - - -;" \
791 "go 0x01000000"
792
793#define CONFIG_LINUX \
794 "setenv bootargs root=/dev/ram rw " \
795 "console=$consoledev,$baudrate $othbootargs;" \
796 "setenv ramdiskaddr 0x02000000;" \
797 "setenv fdtaddr 0x01e00000;" \
798 "setenv loadaddr 0x1000000;" \
799 "bootm $loadaddr $ramdiskaddr $fdtaddr"
800
801#define CONFIG_HDBOOT \
802 "setenv bootargs root=/dev/$bdev rw " \
803 "console=$consoledev,$baudrate $othbootargs;" \
804 "tftp $loadaddr $bootfile;" \
805 "tftp $fdtaddr $fdtfile;" \
806 "bootm $loadaddr - $fdtaddr"
807
808#define CONFIG_NFSBOOTCOMMAND \
809 "setenv bootargs root=/dev/nfs rw " \
810 "nfsroot=$serverip:$rootpath " \
811 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
812 "console=$consoledev,$baudrate $othbootargs;" \
813 "tftp $loadaddr $bootfile;" \
814 "tftp $fdtaddr $fdtfile;" \
815 "bootm $loadaddr - $fdtaddr"
816
817#define CONFIG_RAMBOOTCOMMAND \
818 "setenv bootargs root=/dev/ram rw " \
819 "console=$consoledev,$baudrate $othbootargs;" \
820 "tftp $ramdiskaddr $ramdiskfile;" \
821 "tftp $loadaddr $bootfile;" \
822 "tftp $fdtaddr $fdtfile;" \
823 "bootm $loadaddr $ramdiskaddr $fdtaddr"
824
825#define CONFIG_BOOTCOMMAND CONFIG_LINUX
826
827#include <asm/fsl_secure_boot.h>
828
829#endif
830