1
2
3
4
5
6
7
8
9
10
11
12#include <common.h>
13#include <watchdog.h>
14#include <command.h>
15#include <netdev.h>
16
17#include <asm/immap.h>
18#include <asm/io.h>
19
20DECLARE_GLOBAL_DATA_PTR;
21
22int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
23{
24 gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
25
26 out_be16(&gptmr->pre, 10);
27 out_be16(&gptmr->cnt, 1);
28
29
30 out_8(&gptmr->mode, GPT_TMS_SGPIO);
31 out_8(&gptmr->ctrl, GPT_CTRL_WDEN | GPT_CTRL_CE);
32
33
34 return 1;
35};
36
37#if defined(CONFIG_DISPLAY_CPUINFO)
38int print_cpuinfo(void)
39{
40 siu_t *siu = (siu_t *) MMAP_SIU;
41 u16 id = 0;
42
43 puts("CPU: ");
44
45 switch ((in_be32(&siu->jtagid) & 0x000FF000) >> 12) {
46 case 0x0C:
47 id = 5485;
48 break;
49 case 0x0D:
50 id = 5484;
51 break;
52 case 0x0E:
53 id = 5483;
54 break;
55 case 0x0F:
56 id = 5482;
57 break;
58 case 0x10:
59 id = 5481;
60 break;
61 case 0x11:
62 id = 5480;
63 break;
64 case 0x12:
65 id = 5475;
66 break;
67 case 0x13:
68 id = 5474;
69 break;
70 case 0x14:
71 id = 5473;
72 break;
73 case 0x15:
74 id = 5472;
75 break;
76 case 0x16:
77 id = 5471;
78 break;
79 case 0x17:
80 id = 5470;
81 break;
82 }
83
84 if (id) {
85 char buf1[32], buf2[32];
86
87 printf("Freescale MCF%d\n", id);
88 printf(" CPU CLK %s MHz BUS CLK %s MHz\n",
89 strmhz(buf1, gd->cpu_clk),
90 strmhz(buf2, gd->bus_clk));
91 }
92
93 return 0;
94};
95#endif
96
97#if defined(CONFIG_HW_WATCHDOG)
98
99void hw_watchdog_reset(void)
100{
101 gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
102
103 out_8(&gptmr->ocpw, 0xa5);
104}
105
106int watchdog_disable(void)
107{
108 gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
109
110
111 out_8(&gptmr->mode, 0);
112 out_8(&gptmr->ctrl, 0);
113
114 puts("WATCHDOG:disabled\n");
115
116 return (0);
117}
118
119int watchdog_init(void)
120{
121 gptmr_t *gptmr = (gptmr_t *) (MMAP_GPTMR);
122
123 out_be16(&gptmr->pre, CONFIG_WATCHDOG_TIMEOUT);
124 out_be16(&gptmr->cnt, CONFIG_SYS_TIMER_PRESCALER * 1000);
125
126 out_8(&gptmr->mode, GPT_TMS_SGPIO);
127 out_8(&gptmr->ctrl, GPT_CTRL_CE | GPT_CTRL_WDEN);
128 puts("WATCHDOG:enabled\n");
129
130 return (0);
131}
132#endif
133
134#if defined(CONFIG_FSLDMAFEC) || defined(CONFIG_MCFFEC)
135
136
137
138
139
140int cpu_eth_init(bd_t *bis)
141{
142#if defined(CONFIG_FSLDMAFEC)
143 mcdmafec_initialize(bis);
144#endif
145#if defined(CONFIG_MCFFEC)
146 mcffec_initialize(bis);
147#endif
148 return 0;
149}
150#endif
151