1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#include <common.h>
16#include <mpc83xx.h>
17#include <spd_sdram.h>
18
19#include <asm/bitops.h>
20#include <asm/io.h>
21
22#include <asm/processor.h>
23
24DECLARE_GLOBAL_DATA_PTR;
25
26
27
28
29
30
31static long fixed_sdram(void)
32{
33 immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
34 u32 msize = CONFIG_SYS_DDR_SIZE * 1024 * 1024;
35 u32 msize_log2 = __ilog2(msize);
36
37 out_be32(&im->sysconf.ddrlaw[0].bar,
38 CONFIG_SYS_DDR_SDRAM_BASE & 0xfffff000);
39 out_be32(&im->sysconf.ddrlaw[0].ar, LBLAWAR_EN | (msize_log2 - 1));
40 out_be32(&im->sysconf.ddrcdr, CONFIG_SYS_DDRCDR_VALUE);
41
42 out_be32(&im->ddr.csbnds[0].csbnds, (msize - 1) >> 24);
43 out_be32(&im->ddr.cs_config[0], CONFIG_SYS_DDR_CS0_CONFIG);
44
45
46 out_be32(&im->ddr.cs_config[1], 0);
47
48 out_be32(&im->ddr.sdram_clk_cntl, CONFIG_SYS_DDR_SDRAM_CLK_CNTL);
49 out_be32(&im->ddr.timing_cfg_3, CONFIG_SYS_DDR_TIMING_3);
50 out_be32(&im->ddr.timing_cfg_1, CONFIG_SYS_DDR_TIMING_1);
51 out_be32(&im->ddr.timing_cfg_2, CONFIG_SYS_DDR_TIMING_2);
52 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0);
53
54 out_be32(&im->ddr.sdram_cfg, CONFIG_SYS_DDR_SDRAM_CFG);
55 out_be32(&im->ddr.sdram_cfg2, CONFIG_SYS_DDR_SDRAM_CFG2);
56 out_be32(&im->ddr.sdram_mode, CONFIG_SYS_DDR_MODE);
57 out_be32(&im->ddr.sdram_mode2, CONFIG_SYS_DDR_MODE2);
58
59 out_be32(&im->ddr.sdram_interval, CONFIG_SYS_DDR_INTERVAL);
60 sync();
61
62
63 setbits_be32(&im->ddr.sdram_cfg, SDRAM_CFG_MEM_EN);
64 sync();
65
66 return get_ram_size(CONFIG_SYS_DDR_SDRAM_BASE, msize);
67}
68
69int dram_init(void)
70{
71 immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
72 u32 msize;
73
74 if ((in_be32(&im->sysconf.immrbar) & IMMRBAR_BASE_ADDR) != (u32)im)
75 return -ENXIO;
76
77
78 msize = fixed_sdram();
79
80
81 gd->ram_size = msize;
82
83 return 0;
84}
85