1/* SPDX-License-Identifier: GPL-2.0+ */ 2/* 3 * Copyright 2017 NXP 4 */ 5 6#ifndef __LS1088_COMMON_H 7#define __LS1088_COMMON_H 8 9/* SPL build */ 10#ifdef CONFIG_SPL_BUILD 11#define SPL_NO_BOARDINFO 12#define SPL_NO_QIXIS 13#define SPL_NO_PCI 14#define SPL_NO_ENV 15#define SPL_NO_RTC 16#define SPL_NO_USB 17#define SPL_NO_SATA 18#define SPL_NO_QSPI 19#define SPL_NO_IFC 20#undef CONFIG_DISPLAY_CPUINFO 21#endif 22 23#define CONFIG_REMAKE_ELF 24#define CONFIG_FSL_LAYERSCAPE 25 26#include <asm/arch/stream_id_lsch3.h> 27#include <asm/arch/config.h> 28#include <asm/arch/soc.h> 29 30/* Link Definitions */ 31#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0) 32 33/* Link Definitions */ 34 35#ifdef CONFIG_QSPI_BOOT 36#define CONFIG_SYS_FSL_QSPI_BASE 0x20000000 37#define CONFIG_ENV_OFFSET 0x300000 /* 3MB */ 38#define CONFIG_ENV_ADDR (CONFIG_SYS_FSL_QSPI_BASE + \ 39 CONFIG_ENV_OFFSET) 40#endif 41 42#define CONFIG_SKIP_LOWLEVEL_INIT 43 44#if !defined(CONFIG_SD_BOOT) 45#define CONFIG_FSL_DDR_INTERACTIVE /* Interactive debugging */ 46#endif 47 48#define CONFIG_VERY_BIG_RAM 49#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL 50#define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0 51#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE 52#define CONFIG_SYS_DDR_BLOCK2_BASE 0x8080000000ULL 53#define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 1 54/* 55 * SMP Definitinos 56 */ 57#define CPU_RELEASE_ADDR secondary_boot_func 58 59#ifdef CONFIG_PCI 60#define CONFIG_CMD_PCI 61#endif 62 63/* Size of malloc() pool */ 64#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2048 * 1024) 65 66/* I2C */ 67#define CONFIG_SYS_I2C 68 69/* Serial Port */ 70#define CONFIG_SYS_NS16550_SERIAL 71#define CONFIG_SYS_NS16550_REG_SIZE 1 72#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0) / 2) 73 74#define CONFIG_BAUDRATE 115200 75#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } 76 77#if !defined(SPL_NO_IFC) || defined(CONFIG_TARGET_LS1088AQDS) 78/* IFC */ 79#define CONFIG_FSL_IFC 80#endif 81 82/* 83 * During booting, IFC is mapped at the region of 0x30000000. 84 * But this region is limited to 256MB. To accommodate NOR, promjet 85 * and FPGA. This region is divided as below: 86 * 0x30000000 - 0x37ffffff : 128MB : NOR flash 87 * 0x38000000 - 0x3BFFFFFF : 64MB : Promjet 88 * 0x3C000000 - 0x40000000 : 64MB : FPGA etc 89 * 90 * To accommodate bigger NOR flash and other devices, we will map IFC 91 * chip selects to as below: 92 * 0x5_1000_0000..0x5_1fff_ffff Memory Hole 93 * 0x5_2000_0000..0x5_3fff_ffff IFC CSx (FPGA, NAND and others 512MB) 94 * 0x5_4000_0000..0x5_7fff_ffff ASIC or others 1GB 95 * 0x5_8000_0000..0x5_bfff_ffff IFC CS0 1GB (NOR/Promjet) 96 * 0x5_C000_0000..0x5_ffff_ffff IFC CS1 1GB (NOR/Promjet) 97 * 98 * For e.g. NOR flash at CS0 will be mapped to 0x580000000 after relocation. 99 * CONFIG_SYS_FLASH_BASE has the final address (core view) 100 * CONFIG_SYS_FLASH_BASE_PHYS has the final address (IFC view) 101 * CONFIG_SYS_FLASH_BASE_PHYS_EARLY has the temporary IFC address 102 * CONFIG_SYS_TEXT_BASE is linked to 0x30000000 for booting 103 */ 104 105#define CONFIG_SYS_FLASH_BASE 0x580000000ULL 106#define CONFIG_SYS_FLASH_BASE_PHYS 0x80000000 107#define CONFIG_SYS_FLASH_BASE_PHYS_EARLY 0x00000000 108 109#define CONFIG_SYS_FLASH1_BASE_PHYS 0xC0000000 110#define CONFIG_SYS_FLASH1_BASE_PHYS_EARLY 0x8000000 111 112#ifndef __ASSEMBLY__ 113unsigned long long get_qixis_addr(void); 114#endif 115 116#define QIXIS_BASE get_qixis_addr() 117#define QIXIS_BASE_PHYS 0x20000000 118#define QIXIS_BASE_PHYS_EARLY 0xC000000 119 120 121#define CONFIG_SYS_NAND_BASE 0x530000000ULL 122#define CONFIG_SYS_NAND_BASE_PHYS 0x30000000 123 124 125/* MC firmware */ 126/* TODO Actual DPL max length needs to be confirmed with the MC FW team */ 127#define CONFIG_SYS_LS_MC_DPC_MAX_LENGTH 0x20000 128#define CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET 0x00F00000 129#define CONFIG_SYS_LS_MC_DPL_MAX_LENGTH 0x20000 130#define CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET 0x00F20000 131#define CONFIG_SYS_LS_MC_AIOP_IMG_MAX_LENGTH 0x200000 132#define CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET 0x07000000 133 134/* Define phy_reset function to boot the MC based on mcinitcmd. 135 * This happens late enough to properly fixup u-boot env MAC addresses. 136 */ 137#define CONFIG_RESET_PHY_R 138 139/* 140 * Carve out a DDR region which will not be used by u-boot/Linux 141 * 142 * It will be used by MC and Debug Server. The MC region must be 143 * 512MB aligned, so the min size to hide is 512MB. 144 */ 145 146#if defined(CONFIG_FSL_MC_ENET) 147#define CONFIG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE (512UL * 1024 * 1024) 148#endif 149/* Command line configuration */ 150#define CONFIG_CMD_CACHE 151 152/* Miscellaneous configurable options */ 153#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000) 154 155/* SATA */ 156#ifdef CONFIG_SCSI 157#define CONFIG_SCSI_AHCI_PLAT 158#define CONFIG_SYS_SATA1 AHCI_BASE_ADDR1 159 160#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1 161#define CONFIG_SYS_SCSI_MAX_LUN 1 162#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \ 163 CONFIG_SYS_SCSI_MAX_LUN) 164#endif 165 166/* Physical Memory Map */ 167#define CONFIG_CHIP_SELECTS_PER_CTRL 4 168 169#define CONFIG_HWCONFIG 170#define HWCONFIG_BUFFER_SIZE 128 171 172/* #define CONFIG_DISPLAY_CPUINFO */ 173 174#ifndef SPL_NO_ENV 175/* Allow to overwrite serial and ethaddr */ 176#define CONFIG_ENV_OVERWRITE 177 178/* Initial environment variables */ 179#define CONFIG_EXTRA_ENV_SETTINGS \ 180 "hwconfig=fsl_ddr:bank_intlv=auto\0" \ 181 "loadaddr=0x80100000\0" \ 182 "kernel_addr=0x100000\0" \ 183 "ramdisk_addr=0x800000\0" \ 184 "ramdisk_size=0x2000000\0" \ 185 "fdt_high=0xa0000000\0" \ 186 "initrd_high=0xffffffffffffffff\0" \ 187 "kernel_start=0x581000000\0" \ 188 "kernel_load=0xa0000000\0" \ 189 "kernel_size=0x2800000\0" \ 190 "console=ttyAMA0,38400n8\0" \ 191 "mcinitcmd=fsl_mc start mc 0x580a00000" \ 192 " 0x580e00000 \0" 193 194#if defined(CONFIG_QSPI_BOOT) 195#define CONFIG_BOOTCOMMAND "sf probe 0:0;" \ 196 "sf read 0x80001000 0xd00000 0x100000;"\ 197 " fsl_mc lazyapply dpl 0x80001000 &&" \ 198 " sf read $kernel_load $kernel_start" \ 199 " $kernel_size && bootm $kernel_load" 200#elif defined(CONFIG_SD_BOOT) 201#define CONFIG_BOOTCOMMAND "mmcinfo;mmc read 0x80001000 0x6800 0x800;"\ 202 " fsl_mc lazyapply dpl 0x80001000 &&" \ 203 " mmc read $kernel_load $kernel_start" \ 204 " $kernel_size && bootm $kernel_load" 205#else /* NOR BOOT*/ 206#define CONFIG_BOOTCOMMAND "fsl_mc lazyapply dpl 0x580d00000 &&" \ 207 " cp.b $kernel_start $kernel_load" \ 208 " $kernel_size && bootm $kernel_load" 209#endif 210#endif 211 212/* Monitor Command Prompt */ 213#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ 214#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ 215 sizeof(CONFIG_SYS_PROMPT) + 16) 216#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */ 217#define CONFIG_SYS_MAXARGS 64 /* max command args */ 218 219#ifdef CONFIG_SPL 220#define CONFIG_SPL_BSS_START_ADDR 0x80100000 221#define CONFIG_SPL_BSS_MAX_SIZE 0x00100000 222#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" 223#define CONFIG_SPL_MAX_SIZE 0x16000 224#define CONFIG_SPL_STACK (CONFIG_SYS_FSL_OCRAM_BASE + 0x9ff0) 225#define CONFIG_SPL_TARGET "u-boot-with-spl.bin" 226#define CONFIG_SPL_TEXT_BASE 0x1800a000 227 228#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00100000 229#define CONFIG_SYS_SPL_MALLOC_START 0x80200000 230 231#ifdef CONFIG_SECURE_BOOT 232#define CONFIG_U_BOOT_HDR_SIZE (16 << 10) 233/* 234 * HDR would be appended at end of image and copied to DDR along 235 * with U-Boot image. Here u-boot max. size is 512K. So if binary 236 * size increases then increase this size in case of secure boot as 237 * it uses raw u-boot image instead of fit image. 238 */ 239#define CONFIG_SYS_MONITOR_LEN (0x100000 + CONFIG_U_BOOT_HDR_SIZE) 240#else 241#define CONFIG_SYS_MONITOR_LEN 0x100000 242#endif /* ifdef CONFIG_SECURE_BOOT */ 243 244#endif 245#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ 246 247#endif /* __LS1088_COMMON_H */ 248