1
2
3
4
5
6
7
8
9#include <common.h>
10#include <dm.h>
11#include <asm/arch/clock.h>
12#include <asm/arch/crm_regs.h>
13#include <asm/arch/imx-regs.h>
14#include <asm/arch/iomux.h>
15#include <asm/arch/mx6-pins.h>
16#include <asm/arch/mx6-ddr.h>
17#include <asm/arch/mxc_hdmi.h>
18#include <asm/arch/sys_proto.h>
19#include <asm/bootm.h>
20#include <asm/gpio.h>
21#include <asm/mach-imx/iomux-v3.h>
22#include <asm/mach-imx/mxc_i2c.h>
23#include <asm/mach-imx/sata.h>
24#include <asm/mach-imx/boot_mode.h>
25#include <asm/mach-imx/video.h>
26#include <asm/io.h>
27#include <dm/platform_data/serial_mxc.h>
28#include <dm/platdata.h>
29#include <fsl_esdhc.h>
30#include <i2c.h>
31#include <input.h>
32#include <imx_thermal.h>
33#include <linux/errno.h>
34#include <malloc.h>
35#include <micrel.h>
36#include <miiphy.h>
37#include <mmc.h>
38#include <netdev.h>
39
40#include "../common/tdx-cfg-block.h"
41#ifdef CONFIG_TDX_CMD_IMX_MFGR
42#include "pf0100.h"
43#endif
44
45DECLARE_GLOBAL_DATA_PTR;
46
47#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
48 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
49 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
50
51#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
52 PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
53 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
54
55#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
56 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
57
58#define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
59 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
60
61#define BUTTON_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
62 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
63
64#define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
65 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
66 PAD_CTL_ODE | PAD_CTL_SRE_FAST)
67
68#define WEAK_PULLUP (PAD_CTL_PUS_100K_UP | \
69 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
70 PAD_CTL_SRE_SLOW)
71
72#define NO_PULLUP ( \
73 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
74 PAD_CTL_SRE_SLOW)
75
76#define WEAK_PULLDOWN (PAD_CTL_PUS_100K_DOWN | \
77 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
78 PAD_CTL_HYS | PAD_CTL_SRE_SLOW)
79
80#define OUTPUT_40OHM (PAD_CTL_SPEED_MED|PAD_CTL_DSE_40ohm)
81
82#define OUTPUT_RGB (PAD_CTL_SPEED_MED|PAD_CTL_DSE_60ohm|PAD_CTL_SRE_FAST)
83
84int dram_init(void)
85{
86
87 gd->ram_size = get_ram_size((void *)CONFIG_SYS_SDRAM_BASE,
88 (ulong)imx_ddr_size());
89
90 return 0;
91}
92
93
94iomux_v3_cfg_t const uart1_pads[] = {
95 MX6_PAD_CSI0_DAT10__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
96 MX6_PAD_CSI0_DAT11__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
97};
98
99#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
100
101struct i2c_pads_info i2c_pad_info1 = {
102 .scl = {
103 .i2c_mode = MX6_PAD_GPIO_3__I2C3_SCL | PC,
104 .gpio_mode = MX6_PAD_GPIO_3__GPIO1_IO03 | PC,
105 .gp = IMX_GPIO_NR(1, 3)
106 },
107 .sda = {
108 .i2c_mode = MX6_PAD_GPIO_6__I2C3_SDA | PC,
109 .gpio_mode = MX6_PAD_GPIO_6__GPIO1_IO06 | PC,
110 .gp = IMX_GPIO_NR(1, 6)
111 }
112};
113
114
115struct i2c_pads_info i2c_pad_info_loc = {
116 .scl = {
117 .i2c_mode = MX6_PAD_EIM_EB2__I2C2_SCL | PC,
118 .gpio_mode = MX6_PAD_EIM_EB2__GPIO2_IO30 | PC,
119 .gp = IMX_GPIO_NR(2, 30)
120 },
121 .sda = {
122 .i2c_mode = MX6_PAD_EIM_D16__I2C2_SDA | PC,
123 .gpio_mode = MX6_PAD_EIM_D16__GPIO3_IO16 | PC,
124 .gp = IMX_GPIO_NR(3, 16)
125 }
126};
127
128
129iomux_v3_cfg_t const usdhc1_pads[] = {
130 MX6_PAD_SD1_CLK__SD1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
131 MX6_PAD_SD1_CMD__SD1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
132 MX6_PAD_SD1_DAT0__SD1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
133 MX6_PAD_SD1_DAT1__SD1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
134 MX6_PAD_SD1_DAT2__SD1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
135 MX6_PAD_SD1_DAT3__SD1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
136 MX6_PAD_NANDF_D5__GPIO2_IO05 | MUX_PAD_CTRL(NO_PAD_CTRL),
137# define GPIO_MMC_CD IMX_GPIO_NR(2, 5)
138};
139
140
141iomux_v3_cfg_t const usdhc3_pads[] = {
142 MX6_PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
143 MX6_PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
144 MX6_PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
145 MX6_PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
146 MX6_PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
147 MX6_PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
148 MX6_PAD_SD3_DAT4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
149 MX6_PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
150 MX6_PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
151 MX6_PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
152 MX6_PAD_SD3_RST__SD3_RESET | MUX_PAD_CTRL(USDHC_PAD_CTRL),
153};
154
155iomux_v3_cfg_t const enet_pads[] = {
156 MX6_PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
157 MX6_PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
158 MX6_PAD_ENET_RXD0__ENET_RX_DATA0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
159 MX6_PAD_ENET_RXD1__ENET_RX_DATA1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
160 MX6_PAD_ENET_RX_ER__ENET_RX_ER | MUX_PAD_CTRL(ENET_PAD_CTRL),
161 MX6_PAD_ENET_TX_EN__ENET_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
162 MX6_PAD_ENET_TXD0__ENET_TX_DATA0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
163 MX6_PAD_ENET_TXD1__ENET_TX_DATA1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
164 MX6_PAD_ENET_CRS_DV__ENET_RX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
165 MX6_PAD_GPIO_16__ENET_REF_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL),
166};
167
168static void setup_iomux_enet(void)
169{
170 imx_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));
171}
172
173
174iomux_v3_cfg_t const gpio_pads[] = {
175
176 MX6_PAD_KEY_ROW2__GPIO4_IO11 | MUX_PAD_CTRL(WEAK_PULLUP),
177 MX6_PAD_KEY_COL2__GPIO4_IO10 | MUX_PAD_CTRL(WEAK_PULLUP),
178 MX6_PAD_NANDF_D1__GPIO2_IO01 | MUX_PAD_CTRL(WEAK_PULLUP),
179
180 MX6_PAD_DISP0_DAT23__GPIO5_IO17 | MUX_PAD_CTRL(WEAK_PULLUP),
181 MX6_PAD_DISP0_DAT22__GPIO5_IO16 | MUX_PAD_CTRL(WEAK_PULLUP),
182 MX6_PAD_DISP0_DAT21__GPIO5_IO15 | MUX_PAD_CTRL(WEAK_PULLUP),
183 MX6_PAD_DISP0_DAT20__GPIO5_IO14 | MUX_PAD_CTRL(WEAK_PULLUP),
184 MX6_PAD_DISP0_DAT19__GPIO5_IO13 | MUX_PAD_CTRL(WEAK_PULLUP),
185 MX6_PAD_DISP0_DAT18__GPIO5_IO12 | MUX_PAD_CTRL(WEAK_PULLUP),
186
187 MX6_PAD_EIM_LBA__GPIO2_IO27 | MUX_PAD_CTRL(WEAK_PULLUP),
188 MX6_PAD_EIM_BCLK__GPIO6_IO31 | MUX_PAD_CTRL(WEAK_PULLUP),
189 MX6_PAD_NANDF_CS3__GPIO6_IO16 | MUX_PAD_CTRL(WEAK_PULLUP),
190 MX6_PAD_NANDF_CS1__GPIO6_IO14 | MUX_PAD_CTRL(WEAK_PULLUP),
191 MX6_PAD_NANDF_RB0__GPIO6_IO10 | MUX_PAD_CTRL(WEAK_PULLUP),
192 MX6_PAD_NANDF_ALE__GPIO6_IO08 | MUX_PAD_CTRL(WEAK_PULLUP),
193 MX6_PAD_NANDF_WP_B__GPIO6_IO09 | MUX_PAD_CTRL(WEAK_PULLUP),
194 MX6_PAD_NANDF_CS0__GPIO6_IO11 | MUX_PAD_CTRL(WEAK_PULLUP),
195 MX6_PAD_NANDF_CLE__GPIO6_IO07 | MUX_PAD_CTRL(WEAK_PULLUP),
196 MX6_PAD_GPIO_19__GPIO4_IO05 | MUX_PAD_CTRL(WEAK_PULLUP),
197 MX6_PAD_CSI0_MCLK__GPIO5_IO19 | MUX_PAD_CTRL(WEAK_PULLUP),
198 MX6_PAD_CSI0_PIXCLK__GPIO5_IO18 | MUX_PAD_CTRL(WEAK_PULLUP),
199 MX6_PAD_GPIO_4__GPIO1_IO04 | MUX_PAD_CTRL(WEAK_PULLUP),
200 MX6_PAD_GPIO_5__GPIO1_IO05 | MUX_PAD_CTRL(WEAK_PULLUP),
201 MX6_PAD_GPIO_2__GPIO1_IO02 | MUX_PAD_CTRL(WEAK_PULLUP),
202
203 MX6_PAD_EIM_EB0__GPIO2_IO28 | MUX_PAD_CTRL(WEAK_PULLUP),
204 MX6_PAD_EIM_EB1__GPIO2_IO29 | MUX_PAD_CTRL(WEAK_PULLUP),
205 MX6_PAD_SD2_DAT2__GPIO1_IO13 | MUX_PAD_CTRL(WEAK_PULLUP),
206 MX6_PAD_NANDF_D0__GPIO2_IO00 | MUX_PAD_CTRL(WEAK_PULLUP),
207
208 MX6_PAD_EIM_WAIT__GPIO5_IO00 | MUX_PAD_CTRL(WEAK_PULLUP),
209
210 MX6_PAD_KEY_ROW4__GPIO4_IO15 | MUX_PAD_CTRL(WEAK_PULLDOWN),
211 MX6_PAD_KEY_COL4__GPIO4_IO14 | MUX_PAD_CTRL(WEAK_PULLUP),
212
213 MX6_PAD_EIM_A24__GPIO5_IO04 | MUX_PAD_CTRL(WEAK_PULLUP),
214 MX6_PAD_SD2_CMD__GPIO1_IO11 | MUX_PAD_CTRL(WEAK_PULLUP),
215 MX6_PAD_NANDF_CS2__GPIO6_IO15 | MUX_PAD_CTRL(WEAK_PULLUP),
216 MX6_PAD_EIM_D18__GPIO3_IO18 | MUX_PAD_CTRL(WEAK_PULLUP),
217 MX6_PAD_EIM_A19__GPIO2_IO19 | MUX_PAD_CTRL(WEAK_PULLUP),
218 MX6_PAD_EIM_D29__GPIO3_IO29 | MUX_PAD_CTRL(WEAK_PULLDOWN),
219 MX6_PAD_EIM_A23__GPIO6_IO06 | MUX_PAD_CTRL(WEAK_PULLUP),
220 MX6_PAD_EIM_A20__GPIO2_IO18 | MUX_PAD_CTRL(WEAK_PULLUP),
221 MX6_PAD_EIM_A17__GPIO2_IO21 | MUX_PAD_CTRL(WEAK_PULLUP),
222 MX6_PAD_EIM_A18__GPIO2_IO20 | MUX_PAD_CTRL(WEAK_PULLUP),
223 MX6_PAD_EIM_EB3__GPIO2_IO31 | MUX_PAD_CTRL(WEAK_PULLUP),
224 MX6_PAD_EIM_D17__GPIO3_IO17 | MUX_PAD_CTRL(WEAK_PULLUP),
225 MX6_PAD_SD2_DAT0__GPIO1_IO15 | MUX_PAD_CTRL(WEAK_PULLUP),
226
227 MX6_PAD_EIM_D26__GPIO3_IO26 | MUX_PAD_CTRL(WEAK_PULLUP),
228 MX6_PAD_EIM_D27__GPIO3_IO27 | MUX_PAD_CTRL(WEAK_PULLUP),
229 MX6_PAD_NANDF_D6__GPIO2_IO06 | MUX_PAD_CTRL(WEAK_PULLUP),
230 MX6_PAD_NANDF_D3__GPIO2_IO03 | MUX_PAD_CTRL(WEAK_PULLUP),
231 MX6_PAD_ENET_REF_CLK__GPIO1_IO23 | MUX_PAD_CTRL(WEAK_PULLUP),
232 MX6_PAD_DI0_PIN4__GPIO4_IO20 | MUX_PAD_CTRL(WEAK_PULLUP),
233 MX6_PAD_SD4_DAT3__GPIO2_IO11 | MUX_PAD_CTRL(WEAK_PULLUP),
234 MX6_PAD_NANDF_D4__GPIO2_IO04 | MUX_PAD_CTRL(WEAK_PULLUP),
235 MX6_PAD_SD4_DAT0__GPIO2_IO08 | MUX_PAD_CTRL(WEAK_PULLUP),
236 MX6_PAD_GPIO_7__GPIO1_IO07 | MUX_PAD_CTRL(WEAK_PULLUP),
237 MX6_PAD_GPIO_8__GPIO1_IO08 | MUX_PAD_CTRL(WEAK_PULLUP),
238
239 MX6_PAD_EIM_D30__GPIO3_IO30 | MUX_PAD_CTRL(WEAK_PULLUP),
240
241 MX6_PAD_NANDF_D2__GPIO2_IO02 | MUX_PAD_CTRL(WEAK_PULLUP),
242
243 MX6_PAD_GPIO_17__GPIO7_IO12 | MUX_PAD_CTRL(WEAK_PULLUP),
244};
245
246static void setup_iomux_gpio(void)
247{
248 imx_iomux_v3_setup_multiple_pads(gpio_pads, ARRAY_SIZE(gpio_pads));
249}
250
251iomux_v3_cfg_t const usb_pads[] = {
252
253 MX6_PAD_EIM_D31__GPIO3_IO31 | MUX_PAD_CTRL(NO_PAD_CTRL),
254# define GPIO_USBH_EN IMX_GPIO_NR(3, 31)
255};
256
257
258
259
260
261#define UFCR 0x90
262#define UFCR_DCEDTE (1<<6)
263
264static void setup_dtemode_uart(void)
265{
266 setbits_le32((u32 *)(UART1_BASE + UFCR), UFCR_DCEDTE);
267 setbits_le32((u32 *)(UART2_BASE + UFCR), UFCR_DCEDTE);
268 setbits_le32((u32 *)(UART3_BASE + UFCR), UFCR_DCEDTE);
269}
270
271static void setup_iomux_uart(void)
272{
273 setup_dtemode_uart();
274 imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
275}
276
277#ifdef CONFIG_USB_EHCI_MX6
278int board_ehci_hcd_init(int port)
279{
280 imx_iomux_v3_setup_multiple_pads(usb_pads, ARRAY_SIZE(usb_pads));
281 return 0;
282}
283
284int board_ehci_power(int port, int on)
285{
286 switch (port) {
287 case 0:
288
289
290
291 break;
292 case 1:
293
294
295 gpio_direction_output(GPIO_USBH_EN, !on);
296 mdelay(100);
297 break;
298 default:
299 break;
300 }
301 return 0;
302}
303#endif
304
305#ifdef CONFIG_FSL_ESDHC
306
307struct fsl_esdhc_cfg usdhc_cfg[CONFIG_SYS_FSL_USDHC_NUM] = {
308 {USDHC3_BASE_ADDR},
309 {USDHC1_BASE_ADDR},
310};
311
312int board_mmc_getcd(struct mmc *mmc)
313{
314 struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
315 int ret = true;
316
317 switch (cfg->esdhc_base) {
318 case USDHC1_BASE_ADDR:
319 gpio_direction_input(GPIO_MMC_CD);
320 ret = !gpio_get_value(GPIO_MMC_CD);
321 break;
322 }
323
324 return ret;
325}
326
327int board_mmc_init(bd_t *bis)
328{
329#ifndef CONFIG_SPL_BUILD
330 s32 status = 0;
331 u32 index = 0;
332
333 usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
334 usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
335
336 usdhc_cfg[0].max_bus_width = 8;
337 usdhc_cfg[1].max_bus_width = 4;
338
339 for (index = 0; index < CONFIG_SYS_FSL_USDHC_NUM; ++index) {
340 switch (index) {
341 case 0:
342 imx_iomux_v3_setup_multiple_pads(
343 usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
344 break;
345 case 1:
346 imx_iomux_v3_setup_multiple_pads(
347 usdhc1_pads, ARRAY_SIZE(usdhc1_pads));
348 break;
349 default:
350 printf("Warning: you configured more USDHC controllers (%d) then supported by the board (%d)\n",
351 index + 1, CONFIG_SYS_FSL_USDHC_NUM);
352 return status;
353 }
354
355 status |= fsl_esdhc_initialize(bis, &usdhc_cfg[index]);
356 }
357
358 return status;
359#else
360 struct src *psrc = (struct src *)SRC_BASE_ADDR;
361 unsigned reg = readl(&psrc->sbmr1) >> 11;
362
363
364
365
366
367
368
369
370
371 switch (reg & 0x3) {
372 case 0x0:
373 imx_iomux_v3_setup_multiple_pads(
374 usdhc1_pads, ARRAY_SIZE(usdhc1_pads));
375 usdhc_cfg[0].esdhc_base = USDHC1_BASE_ADDR;
376 usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
377 gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
378 break;
379 case 0x2:
380 imx_iomux_v3_setup_multiple_pads(
381 usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
382 usdhc_cfg[0].esdhc_base = USDHC3_BASE_ADDR;
383 usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
384 gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
385 break;
386 default:
387 puts("MMC boot device not available");
388 }
389
390 return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
391#endif
392}
393#endif
394
395int board_phy_config(struct phy_device *phydev)
396{
397 if (phydev->drv->config)
398 phydev->drv->config(phydev);
399
400 return 0;
401}
402
403int board_eth_init(bd_t *bis)
404{
405 struct iomuxc *iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
406 uint32_t base = IMX_FEC_BASE;
407 struct mii_dev *bus = NULL;
408 struct phy_device *phydev = NULL;
409 int ret;
410
411
412 ret = enable_fec_anatop_clock(0, ENET_50MHZ);
413 if (ret)
414 return ret;
415
416 setbits_le32(&iomuxc_regs->gpr[1], IOMUXC_GPR1_ENET_CLK_SEL_MASK);
417
418 setup_iomux_enet();
419
420#ifdef CONFIG_FEC_MXC
421 bus = fec_get_miibus(base, -1);
422 if (!bus)
423 return 0;
424
425 phydev = phy_find_by_mask(bus, 0xff, PHY_INTERFACE_MODE_RMII);
426 if (!phydev) {
427 free(bus);
428 puts("no PHY found\n");
429 return 0;
430 }
431 phy_reset(phydev);
432 printf("using PHY at %d\n", phydev->addr);
433 ret = fec_probe(bis, -1, base, bus, phydev);
434 if (ret) {
435 printf("FEC MXC: %s:failed\n", __func__);
436 free(phydev);
437 free(bus);
438 }
439#endif
440 return 0;
441}
442
443static iomux_v3_cfg_t const pwr_intb_pads[] = {
444
445
446
447
448 MX6_PAD_GPIO_18__GPIO7_IO13 | MUX_PAD_CTRL(NO_PAD_CTRL)
449};
450
451#if defined(CONFIG_VIDEO_IPUV3)
452
453static iomux_v3_cfg_t const backlight_pads[] = {
454
455 MX6_PAD_EIM_D26__GPIO3_IO26 | MUX_PAD_CTRL(NO_PAD_CTRL),
456#define RGB_BACKLIGHT_GP IMX_GPIO_NR(3, 26)
457
458 MX6_PAD_EIM_A22__GPIO2_IO16 | MUX_PAD_CTRL(NO_PULLUP),
459 MX6_PAD_SD4_DAT1__GPIO2_IO09 | MUX_PAD_CTRL(NO_PAD_CTRL),
460#define RGB_BACKLIGHTPWM_GP IMX_GPIO_NR(2, 9)
461};
462
463static iomux_v3_cfg_t const rgb_pads[] = {
464 MX6_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK | MUX_PAD_CTRL(OUTPUT_RGB),
465 MX6_PAD_DI0_PIN15__IPU1_DI0_PIN15 | MUX_PAD_CTRL(OUTPUT_RGB),
466 MX6_PAD_DI0_PIN2__IPU1_DI0_PIN02 | MUX_PAD_CTRL(OUTPUT_RGB),
467 MX6_PAD_DI0_PIN3__IPU1_DI0_PIN03 | MUX_PAD_CTRL(OUTPUT_RGB),
468 MX6_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 | MUX_PAD_CTRL(OUTPUT_RGB),
469 MX6_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 | MUX_PAD_CTRL(OUTPUT_RGB),
470 MX6_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 | MUX_PAD_CTRL(OUTPUT_RGB),
471 MX6_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 | MUX_PAD_CTRL(OUTPUT_RGB),
472 MX6_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 | MUX_PAD_CTRL(OUTPUT_RGB),
473 MX6_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 | MUX_PAD_CTRL(OUTPUT_RGB),
474 MX6_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 | MUX_PAD_CTRL(OUTPUT_RGB),
475 MX6_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 | MUX_PAD_CTRL(OUTPUT_RGB),
476 MX6_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 | MUX_PAD_CTRL(OUTPUT_RGB),
477 MX6_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 | MUX_PAD_CTRL(OUTPUT_RGB),
478 MX6_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 | MUX_PAD_CTRL(OUTPUT_RGB),
479 MX6_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 | MUX_PAD_CTRL(OUTPUT_RGB),
480 MX6_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 | MUX_PAD_CTRL(OUTPUT_RGB),
481 MX6_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 | MUX_PAD_CTRL(OUTPUT_RGB),
482 MX6_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 | MUX_PAD_CTRL(OUTPUT_RGB),
483 MX6_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 | MUX_PAD_CTRL(OUTPUT_RGB),
484 MX6_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 | MUX_PAD_CTRL(OUTPUT_RGB),
485 MX6_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 | MUX_PAD_CTRL(OUTPUT_RGB),
486};
487
488static void do_enable_hdmi(struct display_info_t const *dev)
489{
490 imx_enable_hdmi_phy();
491}
492
493static void enable_rgb(struct display_info_t const *dev)
494{
495 imx_iomux_v3_setup_multiple_pads(
496 rgb_pads,
497 ARRAY_SIZE(rgb_pads));
498 gpio_direction_output(RGB_BACKLIGHT_GP, 1);
499 gpio_direction_output(RGB_BACKLIGHTPWM_GP, 0);
500}
501
502static int detect_default(struct display_info_t const *dev)
503{
504 (void) dev;
505 return 1;
506}
507
508struct display_info_t const displays[] = {{
509 .bus = -1,
510 .addr = 0,
511 .pixfmt = IPU_PIX_FMT_RGB24,
512 .detect = detect_hdmi,
513 .enable = do_enable_hdmi,
514 .mode = {
515 .name = "HDMI",
516 .refresh = 60,
517 .xres = 1024,
518 .yres = 768,
519 .pixclock = 15385,
520 .left_margin = 220,
521 .right_margin = 40,
522 .upper_margin = 21,
523 .lower_margin = 7,
524 .hsync_len = 60,
525 .vsync_len = 10,
526 .sync = FB_SYNC_EXT,
527 .vmode = FB_VMODE_NONINTERLACED
528} }, {
529 .bus = -1,
530 .addr = 0,
531 .pixfmt = IPU_PIX_FMT_RGB666,
532 .detect = detect_default,
533 .enable = enable_rgb,
534 .mode = {
535 .name = "vga-rgb",
536 .refresh = 60,
537 .xres = 640,
538 .yres = 480,
539 .pixclock = 33000,
540 .left_margin = 48,
541 .right_margin = 16,
542 .upper_margin = 31,
543 .lower_margin = 11,
544 .hsync_len = 96,
545 .vsync_len = 2,
546 .sync = 0,
547 .vmode = FB_VMODE_NONINTERLACED
548} }, {
549 .bus = -1,
550 .addr = 0,
551 .pixfmt = IPU_PIX_FMT_RGB666,
552 .enable = enable_rgb,
553 .mode = {
554 .name = "wvga-rgb",
555 .refresh = 60,
556 .xres = 800,
557 .yres = 480,
558 .pixclock = 25000,
559 .left_margin = 40,
560 .right_margin = 88,
561 .upper_margin = 33,
562 .lower_margin = 10,
563 .hsync_len = 128,
564 .vsync_len = 2,
565 .sync = 0,
566 .vmode = FB_VMODE_NONINTERLACED
567} } };
568size_t display_count = ARRAY_SIZE(displays);
569
570static void setup_display(void)
571{
572 struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
573 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
574 int reg;
575
576 enable_ipu_clock();
577 imx_setup_hdmi();
578
579 reg = __raw_readl(&mxc_ccm->CCGR3);
580 reg |= MXC_CCM_CCGR3_LDB_DI0_MASK;
581 writel(reg, &mxc_ccm->CCGR3);
582
583
584 reg = readl(&mxc_ccm->cs2cdr);
585 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK
586 |MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_MASK);
587 reg |= (3<<MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET)
588 |(3<<MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET);
589 writel(reg, &mxc_ccm->cs2cdr);
590
591 reg = readl(&mxc_ccm->cscmr2);
592 reg |= MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV;
593 writel(reg, &mxc_ccm->cscmr2);
594
595 reg = readl(&mxc_ccm->chsccdr);
596 reg |= (CHSCCDR_CLK_SEL_LDB_DI0
597 <<MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
598 writel(reg, &mxc_ccm->chsccdr);
599
600 reg = IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES
601 |IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_HIGH
602 |IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW
603 |IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG
604 |IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT
605 |IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG
606 |IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT
607 |IOMUXC_GPR2_LVDS_CH1_MODE_DISABLED
608 |IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0;
609 writel(reg, &iomux->gpr[2]);
610
611 reg = readl(&iomux->gpr[3]);
612 reg = (reg & ~(IOMUXC_GPR3_LVDS0_MUX_CTL_MASK
613 |IOMUXC_GPR3_HDMI_MUX_CTL_MASK))
614 | (IOMUXC_GPR3_MUX_SRC_IPU1_DI0
615 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET);
616 writel(reg, &iomux->gpr[3]);
617
618
619 imx_iomux_v3_setup_multiple_pads(backlight_pads,
620 ARRAY_SIZE(backlight_pads));
621
622 gpio_direction_output(RGB_BACKLIGHTPWM_GP, 0);
623 gpio_direction_output(RGB_BACKLIGHT_GP, 1);
624}
625
626
627
628
629void board_preboot_os(void)
630{
631 gpio_direction_output(RGB_BACKLIGHTPWM_GP, 1);
632 gpio_direction_output(RGB_BACKLIGHT_GP, 0);
633}
634#endif
635
636int board_early_init_f(void)
637{
638 imx_iomux_v3_setup_multiple_pads(pwr_intb_pads,
639 ARRAY_SIZE(pwr_intb_pads));
640 setup_iomux_uart();
641
642 return 0;
643}
644
645
646
647
648
649int overwrite_console(void)
650{
651 return 1;
652}
653
654int board_init(void)
655{
656
657 gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
658
659 setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
660 setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info_loc);
661
662#if defined(CONFIG_VIDEO_IPUV3)
663 setup_display();
664#endif
665
666#ifdef CONFIG_TDX_CMD_IMX_MFGR
667 (void) pmic_init();
668#endif
669
670#ifdef CONFIG_SATA
671 setup_sata();
672#endif
673
674 setup_iomux_gpio();
675
676 return 0;
677}
678
679#ifdef CONFIG_BOARD_LATE_INIT
680int board_late_init(void)
681{
682#if defined(CONFIG_REVISION_TAG) && \
683 defined(CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG)
684 char env_str[256];
685 u32 rev;
686
687 rev = get_board_rev();
688 snprintf(env_str, ARRAY_SIZE(env_str), "%.4x", rev);
689 env_set("board_rev", env_str);
690#endif
691
692 return 0;
693}
694#endif
695
696#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_SYSTEM_SETUP)
697int ft_system_setup(void *blob, bd_t *bd)
698{
699 return 0;
700}
701#endif
702
703int checkboard(void)
704{
705 char it[] = " IT";
706 int minc, maxc;
707
708 switch (get_cpu_temp_grade(&minc, &maxc)) {
709 case TEMP_AUTOMOTIVE:
710 case TEMP_INDUSTRIAL:
711 break;
712 case TEMP_EXTCOMMERCIAL:
713 default:
714 it[0] = 0;
715 };
716 printf("Model: Toradex Colibri iMX6 %s %sMB%s\n",
717 is_cpu_type(MXC_CPU_MX6DL) ? "DualLite" : "Solo",
718 (gd->ram_size == 0x20000000) ? "512" : "256", it);
719 return 0;
720}
721
722#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
723int ft_board_setup(void *blob, bd_t *bd)
724{
725 return ft_common_board_setup(blob, bd);
726}
727#endif
728
729#ifdef CONFIG_CMD_BMODE
730static const struct boot_mode board_boot_modes[] = {
731 {"mmc", MAKE_CFGVAL(0x40, 0x20, 0x00, 0x00)},
732 {NULL, 0},
733};
734#endif
735
736int misc_init_r(void)
737{
738#ifdef CONFIG_CMD_BMODE
739 add_board_boot_modes(board_boot_modes);
740#endif
741 return 0;
742}
743
744#ifdef CONFIG_LDO_BYPASS_CHECK
745
746void ldo_mode_set(int ldo_bypass)
747{
748 return;
749}
750#endif
751
752#ifdef CONFIG_SPL_BUILD
753#include <spl.h>
754#include <linux/libfdt.h>
755#include "asm/arch/mx6dl-ddr.h"
756#include "asm/arch/iomux.h"
757#include "asm/arch/crm_regs.h"
758
759static int mx6s_dcd_table[] = {
760
761
762MX6_IOM_DRAM_SDQS0, 0x00000030,
763MX6_IOM_DRAM_SDQS1, 0x00000030,
764MX6_IOM_DRAM_SDQS2, 0x00000030,
765MX6_IOM_DRAM_SDQS3, 0x00000030,
766MX6_IOM_DRAM_SDQS4, 0x00000030,
767MX6_IOM_DRAM_SDQS5, 0x00000030,
768MX6_IOM_DRAM_SDQS6, 0x00000030,
769MX6_IOM_DRAM_SDQS7, 0x00000030,
770
771MX6_IOM_GRP_B0DS, 0x00000030,
772MX6_IOM_GRP_B1DS, 0x00000030,
773MX6_IOM_GRP_B2DS, 0x00000030,
774MX6_IOM_GRP_B3DS, 0x00000030,
775MX6_IOM_GRP_B4DS, 0x00000030,
776MX6_IOM_GRP_B5DS, 0x00000030,
777MX6_IOM_GRP_B6DS, 0x00000030,
778MX6_IOM_GRP_B7DS, 0x00000030,
779MX6_IOM_GRP_ADDDS, 0x00000030,
780
781MX6_IOM_GRP_CTLDS, 0x00000030,
782
783MX6_IOM_DRAM_DQM0, 0x00020030,
784MX6_IOM_DRAM_DQM1, 0x00020030,
785MX6_IOM_DRAM_DQM2, 0x00020030,
786MX6_IOM_DRAM_DQM3, 0x00020030,
787MX6_IOM_DRAM_DQM4, 0x00020030,
788MX6_IOM_DRAM_DQM5, 0x00020030,
789MX6_IOM_DRAM_DQM6, 0x00020030,
790MX6_IOM_DRAM_DQM7, 0x00020030,
791
792MX6_IOM_DRAM_CAS, 0x00020030,
793MX6_IOM_DRAM_RAS, 0x00020030,
794MX6_IOM_DRAM_SDCLK_0, 0x00020030,
795MX6_IOM_DRAM_SDCLK_1, 0x00020030,
796
797MX6_IOM_DRAM_RESET, 0x00020030,
798MX6_IOM_DRAM_SDCKE0, 0x00003000,
799MX6_IOM_DRAM_SDCKE1, 0x00003000,
800
801MX6_IOM_DRAM_SDODT0, 0x00003030,
802MX6_IOM_DRAM_SDODT1, 0x00003030,
803
804
805MX6_IOM_DDRMODE_CTL, 0x00020000,
806
807MX6_IOM_GRP_DDRMODE, 0x00020000,
808
809MX6_IOM_GRP_DDRPKE, 0x00000000,
810MX6_IOM_DRAM_SDBA2, 0x00000000,
811
812MX6_IOM_GRP_DDR_TYPE, 0x000C0000,
813
814
815MX6_MMDC_P0_MPRDDQBY0DL, 0x33333333,
816MX6_MMDC_P0_MPRDDQBY1DL, 0x33333333,
817MX6_MMDC_P0_MPRDDQBY2DL, 0x33333333,
818MX6_MMDC_P0_MPRDDQBY3DL, 0x33333333,
819MX6_MMDC_P1_MPRDDQBY0DL, 0x33333333,
820MX6_MMDC_P1_MPRDDQBY1DL, 0x33333333,
821MX6_MMDC_P1_MPRDDQBY2DL, 0x33333333,
822MX6_MMDC_P1_MPRDDQBY3DL, 0x33333333,
823
824
825
826
827
828MX6_MMDC_P0_MDMISC, 0x00081740,
829
830
831
832
833MX6_MMDC_P0_MDSCR, 0x00008000,
834
835
836
837
838MX6_MMDC_P0_MDPDC, 0x0002002D,
839MX6_MMDC_P0_MDCFG0, 0x2C305503,
840MX6_MMDC_P0_MDCFG1, 0xB66D8D63,
841MX6_MMDC_P0_MDCFG2, 0x01FF00DB,
842MX6_MMDC_P0_MDRWD, 0x000026D2,
843MX6_MMDC_P0_MDOR, 0x00301023,
844MX6_MMDC_P0_MDOTC, 0x00333030,
845MX6_MMDC_P0_MDPDC, 0x0002556D,
846
847MX6_MMDC_P0_MDASP, 0x00000017,
848
849
850
851MX6_MMDC_P0_MDCTL, 0x82190000,
852
853
854
855
856
857MX6_MMDC_P0_MDSCR, 0x04008032,
858MX6_MMDC_P0_MDSCR, 0x00008033,
859MX6_MMDC_P0_MDSCR, 0x00048031,
860MX6_MMDC_P0_MDSCR, 0x13208030,
861
862MX6_MMDC_P0_MDSCR, 0x04008040,
863
864MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003,
865MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003,
866MX6_MMDC_P0_MDREF, 0x00005800,
867
868MX6_MMDC_P0_MPODTCTRL, 0x00000000,
869MX6_MMDC_P1_MPODTCTRL, 0x00000000,
870
871MX6_MMDC_P0_MPDGCTRL0, 0x42360232,
872MX6_MMDC_P0_MPDGCTRL1, 0x021F022A,
873MX6_MMDC_P1_MPDGCTRL0, 0x421E0224,
874MX6_MMDC_P1_MPDGCTRL1, 0x02110218,
875
876MX6_MMDC_P0_MPRDDLCTL, 0x41434344,
877MX6_MMDC_P1_MPRDDLCTL, 0x4345423E,
878MX6_MMDC_P0_MPWRDLCTL, 0x39383339,
879MX6_MMDC_P1_MPWRDLCTL, 0x3E363930,
880
881MX6_MMDC_P0_MPWLDECTRL0, 0x00340039,
882MX6_MMDC_P0_MPWLDECTRL1, 0x002C002D,
883MX6_MMDC_P1_MPWLDECTRL0, 0x00120019,
884MX6_MMDC_P1_MPWLDECTRL1, 0x0012002D,
885
886MX6_MMDC_P0_MPMUR0, 0x00000800,
887MX6_MMDC_P1_MPMUR0, 0x00000800,
888MX6_MMDC_P0_MDSCR, 0x00000000,
889MX6_MMDC_P0_MAPSR, 0x00011006,
890};
891
892static int mx6dl_dcd_table[] = {
893
894
895MX6_IOM_DRAM_SDQS0, 0x00000030,
896MX6_IOM_DRAM_SDQS1, 0x00000030,
897MX6_IOM_DRAM_SDQS2, 0x00000030,
898MX6_IOM_DRAM_SDQS3, 0x00000030,
899MX6_IOM_DRAM_SDQS4, 0x00000030,
900MX6_IOM_DRAM_SDQS5, 0x00000030,
901MX6_IOM_DRAM_SDQS6, 0x00000030,
902MX6_IOM_DRAM_SDQS7, 0x00000030,
903
904MX6_IOM_GRP_B0DS, 0x00000030,
905MX6_IOM_GRP_B1DS, 0x00000030,
906MX6_IOM_GRP_B2DS, 0x00000030,
907MX6_IOM_GRP_B3DS, 0x00000030,
908MX6_IOM_GRP_B4DS, 0x00000030,
909MX6_IOM_GRP_B5DS, 0x00000030,
910MX6_IOM_GRP_B6DS, 0x00000030,
911MX6_IOM_GRP_B7DS, 0x00000030,
912MX6_IOM_GRP_ADDDS, 0x00000030,
913
914MX6_IOM_GRP_CTLDS, 0x00000030,
915
916MX6_IOM_DRAM_DQM0, 0x00020030,
917MX6_IOM_DRAM_DQM1, 0x00020030,
918MX6_IOM_DRAM_DQM2, 0x00020030,
919MX6_IOM_DRAM_DQM3, 0x00020030,
920MX6_IOM_DRAM_DQM4, 0x00020030,
921MX6_IOM_DRAM_DQM5, 0x00020030,
922MX6_IOM_DRAM_DQM6, 0x00020030,
923MX6_IOM_DRAM_DQM7, 0x00020030,
924
925MX6_IOM_DRAM_CAS, 0x00020030,
926MX6_IOM_DRAM_RAS, 0x00020030,
927MX6_IOM_DRAM_SDCLK_0, 0x00020030,
928MX6_IOM_DRAM_SDCLK_1, 0x00020030,
929
930MX6_IOM_DRAM_RESET, 0x00020030,
931MX6_IOM_DRAM_SDCKE0, 0x00003000,
932MX6_IOM_DRAM_SDCKE1, 0x00003000,
933
934MX6_IOM_DRAM_SDODT0, 0x00003030,
935MX6_IOM_DRAM_SDODT1, 0x00003030,
936
937
938MX6_IOM_DDRMODE_CTL, 0x00020000,
939
940MX6_IOM_GRP_DDRMODE, 0x00020000,
941
942MX6_IOM_GRP_DDRPKE, 0x00000000,
943MX6_IOM_DRAM_SDBA2, 0x00000000,
944
945MX6_IOM_GRP_DDR_TYPE, 0x000C0000,
946
947
948MX6_MMDC_P0_MPRDDQBY0DL, 0x33333333,
949MX6_MMDC_P0_MPRDDQBY1DL, 0x33333333,
950MX6_MMDC_P0_MPRDDQBY2DL, 0x33333333,
951MX6_MMDC_P0_MPRDDQBY3DL, 0x33333333,
952MX6_MMDC_P1_MPRDDQBY0DL, 0x33333333,
953MX6_MMDC_P1_MPRDDQBY1DL, 0x33333333,
954MX6_MMDC_P1_MPRDDQBY2DL, 0x33333333,
955MX6_MMDC_P1_MPRDDQBY3DL, 0x33333333,
956
957
958
959
960
961MX6_MMDC_P0_MDMISC, 0x00081740,
962
963
964
965
966MX6_MMDC_P0_MDSCR, 0x00008000,
967
968
969
970
971MX6_MMDC_P0_MDPDC, 0x0002002D,
972MX6_MMDC_P0_MDCFG0, 0x2C305503,
973MX6_MMDC_P0_MDCFG1, 0xB66D8D63,
974MX6_MMDC_P0_MDCFG2, 0x01FF00DB,
975MX6_MMDC_P0_MDRWD, 0x000026D2,
976MX6_MMDC_P0_MDOR, 0x00301023,
977MX6_MMDC_P0_MDOTC, 0x00333030,
978MX6_MMDC_P0_MDPDC, 0x0002556D,
979
980MX6_MMDC_P0_MDASP, 0x00000017,
981
982MX6_MMDC_P0_MDCTL, 0x821A0000,
983
984
985
986
987
988
989
990MX6_MMDC_P0_MDSCR, 0x04008032,
991MX6_MMDC_P0_MDSCR, 0x00008033,
992MX6_MMDC_P0_MDSCR, 0x00048031,
993MX6_MMDC_P0_MDSCR, 0x13208030,
994
995MX6_MMDC_P0_MDSCR, 0x04008040,
996
997MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003,
998MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003,
999MX6_MMDC_P0_MDREF, 0x00005800,
1000
1001MX6_MMDC_P0_MPODTCTRL, 0x00000000,
1002MX6_MMDC_P1_MPODTCTRL, 0x00000000,
1003
1004MX6_MMDC_P0_MPDGCTRL0, 0x42360232,
1005MX6_MMDC_P0_MPDGCTRL1, 0x021F022A,
1006MX6_MMDC_P1_MPDGCTRL0, 0x421E0224,
1007MX6_MMDC_P1_MPDGCTRL1, 0x02110218,
1008
1009MX6_MMDC_P0_MPRDDLCTL, 0x41434344,
1010MX6_MMDC_P1_MPRDDLCTL, 0x4345423E,
1011MX6_MMDC_P0_MPWRDLCTL, 0x39383339,
1012MX6_MMDC_P1_MPWRDLCTL, 0x3E363930,
1013
1014MX6_MMDC_P0_MPWLDECTRL0, 0x00340039,
1015MX6_MMDC_P0_MPWLDECTRL1, 0x002C002D,
1016MX6_MMDC_P1_MPWLDECTRL0, 0x00120019,
1017MX6_MMDC_P1_MPWLDECTRL1, 0x0012002D,
1018
1019MX6_MMDC_P0_MPMUR0, 0x00000800,
1020MX6_MMDC_P1_MPMUR0, 0x00000800,
1021MX6_MMDC_P0_MDSCR, 0x00000000,
1022MX6_MMDC_P0_MAPSR, 0x00011006,
1023};
1024
1025static void ccgr_init(void)
1026{
1027 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
1028
1029 writel(0x00C03F3F, &ccm->CCGR0);
1030 writel(0x0030FC03, &ccm->CCGR1);
1031 writel(0x0FFFFFF3, &ccm->CCGR2);
1032 writel(0x3FF0300F, &ccm->CCGR3);
1033 writel(0x00FFF300, &ccm->CCGR4);
1034 writel(0x0F0000F3, &ccm->CCGR5);
1035 writel(0x000003FF, &ccm->CCGR6);
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046 writel(0x000000FB, &ccm->ccosr);
1047}
1048
1049static void ddr_init(int *table, int size)
1050{
1051 int i;
1052
1053 for (i = 0; i < size / 2 ; i++)
1054 writel(table[2 * i + 1], table[2 * i]);
1055}
1056
1057static void spl_dram_init(void)
1058{
1059 int minc, maxc;
1060
1061 switch (get_cpu_temp_grade(&minc, &maxc)) {
1062 case TEMP_COMMERCIAL:
1063 case TEMP_EXTCOMMERCIAL:
1064 if (is_cpu_type(MXC_CPU_MX6DL)) {
1065 puts("Commercial temperature grade DDR3 timings, 64bit bus width.\n");
1066 ddr_init(mx6dl_dcd_table, ARRAY_SIZE(mx6dl_dcd_table));
1067 } else {
1068 puts("Commercial temperature grade DDR3 timings, 32bit bus width.\n");
1069 ddr_init(mx6s_dcd_table, ARRAY_SIZE(mx6s_dcd_table));
1070 }
1071 break;
1072 case TEMP_INDUSTRIAL:
1073 case TEMP_AUTOMOTIVE:
1074 default:
1075 if (is_cpu_type(MXC_CPU_MX6DL)) {
1076 ddr_init(mx6dl_dcd_table, ARRAY_SIZE(mx6dl_dcd_table));
1077 } else {
1078 puts("Industrial temperature grade DDR3 timings, 32bit bus width.\n");
1079 ddr_init(mx6s_dcd_table, ARRAY_SIZE(mx6s_dcd_table));
1080 }
1081 break;
1082 };
1083 udelay(100);
1084}
1085
1086void board_init_f(ulong dummy)
1087{
1088
1089 arch_cpu_init();
1090
1091 ccgr_init();
1092 gpr_init();
1093
1094
1095 board_early_init_f();
1096
1097
1098 timer_init();
1099
1100
1101 preloader_console_init();
1102
1103
1104 setup_dtemode_uart();
1105
1106
1107 spl_dram_init();
1108
1109
1110 memset(__bss_start, 0, __bss_end - __bss_start);
1111
1112
1113 board_init_r(NULL, 0);
1114}
1115
1116void reset_cpu(ulong addr)
1117{
1118}
1119
1120#endif
1121
1122static struct mxc_serial_platdata mxc_serial_plat = {
1123 .reg = (struct mxc_uart *)UART1_BASE,
1124 .use_dte = true,
1125};
1126
1127U_BOOT_DEVICE(mxc_serial) = {
1128 .name = "serial_mxc",
1129 .platdata = &mxc_serial_plat,
1130};
1131
