1
2
3
4
5
6
7#ifndef __FSP_HOB_H__
8#define __FSP_HOB_H__
9
10#include <efi.h>
11
12
13#define HOB_TYPE_MEM_ALLOC 0x0002
14#define HOB_TYPE_RES_DESC 0x0003
15#define HOB_TYPE_GUID_EXT 0x0004
16#define HOB_TYPE_UNUSED 0xFFFE
17#define HOB_TYPE_EOH 0xFFFF
18
19
20
21
22
23struct hob_header {
24 u16 type;
25 u16 len;
26 u32 reserved;
27};
28
29
30
31
32
33
34struct hob_mem_alloc {
35 struct hob_header hdr;
36
37
38
39
40
41
42
43 struct efi_guid name;
44
45
46
47
48
49 phys_addr_t mem_base;
50
51 phys_size_t mem_len;
52
53
54
55
56
57
58 enum efi_mem_type mem_type;
59
60 u8 reserved[4];
61};
62
63
64#define RES_SYS_MEM 0x00000000
65#define RES_MMAP_IO 0x00000001
66#define RES_IO 0x00000002
67#define RES_FW_DEVICE 0x00000003
68#define RES_MMAP_IO_PORT 0x00000004
69#define RES_MEM_RESERVED 0x00000005
70#define RES_IO_RESERVED 0x00000006
71#define RES_MAX_MEM_TYPE 0x00000007
72
73
74
75
76
77
78
79#define RES_ATTR_PRESENT 0x00000001
80#define RES_ATTR_INITIALIZED 0x00000002
81#define RES_ATTR_TESTED 0x00000004
82#define RES_ATTR_SINGLE_BIT_ECC 0x00000008
83#define RES_ATTR_MULTIPLE_BIT_ECC 0x00000010
84#define RES_ATTR_ECC_RESERVED_1 0x00000020
85#define RES_ATTR_ECC_RESERVED_2 0x00000040
86#define RES_ATTR_READ_PROTECTED 0x00000080
87#define RES_ATTR_WRITE_PROTECTED 0x00000100
88#define RES_ATTR_EXECUTION_PROTECTED 0x00000200
89#define RES_ATTR_UNCACHEABLE 0x00000400
90#define RES_ATTR_WRITE_COMBINEABLE 0x00000800
91#define RES_ATTR_WRITE_THROUGH_CACHEABLE 0x00001000
92#define RES_ATTR_WRITE_BACK_CACHEABLE 0x00002000
93#define RES_ATTR_16_BIT_IO 0x00004000
94#define RES_ATTR_32_BIT_IO 0x00008000
95#define RES_ATTR_64_BIT_IO 0x00010000
96#define RES_ATTR_UNCACHED_EXPORTED 0x00020000
97
98
99
100
101
102struct hob_res_desc {
103 struct hob_header hdr;
104
105
106
107
108
109 struct efi_guid owner;
110 u32 type;
111 u32 attr;
112
113 phys_addr_t phys_start;
114
115 phys_size_t len;
116};
117
118
119
120
121
122struct hob_guid {
123 struct hob_header hdr;
124
125 struct efi_guid name;
126
127};
128
129enum pixel_format {
130 pixel_rgbx_8bpc,
131 pixel_bgrx_8bpc,
132 pixel_bitmask,
133};
134
135struct __packed hob_graphics_info {
136 phys_addr_t fb_base;
137 u32 fb_size;
138 u32 version;
139 u32 width;
140 u32 height;
141 enum pixel_format pixel_format;
142 u32 red_mask;
143 u32 green_mask;
144 u32 blue_mask;
145 u32 reserved_mask;
146 u32 pixels_per_scanline;
147};
148
149
150
151
152
153
154
155
156
157
158
159static inline const struct hob_header *get_next_hob(const struct hob_header *hdr)
160{
161 return (const struct hob_header *)((uintptr_t)hdr + hdr->len);
162}
163
164
165
166
167
168
169
170
171
172
173
174
175
176static inline bool end_of_hob(const struct hob_header *hdr)
177{
178 return hdr->type == HOB_TYPE_EOH;
179}
180
181
182
183
184
185
186
187
188
189
190
191
192static inline void *get_guid_hob_data(const struct hob_header *hdr)
193{
194 return (void *)((uintptr_t)hdr + sizeof(struct hob_guid));
195}
196
197
198
199
200
201
202
203
204
205
206
207
208static inline u16 get_guid_hob_data_size(const struct hob_header *hdr)
209{
210 return hdr->len - sizeof(struct hob_guid);
211}
212
213
214#define FSP_GUID_DATA1 0x912740be
215#define FSP_GUID_DATA2 0x2284
216#define FSP_GUID_DATA3 0x4734
217#define FSP_GUID_DATA4_0 0xb9
218#define FSP_GUID_DATA4_1 0x71
219#define FSP_GUID_DATA4_2 0x84
220#define FSP_GUID_DATA4_3 0xb0
221#define FSP_GUID_DATA4_4 0x27
222#define FSP_GUID_DATA4_5 0x35
223#define FSP_GUID_DATA4_6 0x3f
224#define FSP_GUID_DATA4_7 0x0c
225
226#define FSP_HEADER_GUID \
227 { \
228 FSP_GUID_DATA1, FSP_GUID_DATA2, FSP_GUID_DATA3, \
229 { FSP_GUID_DATA4_0, FSP_GUID_DATA4_1, FSP_GUID_DATA4_2, \
230 FSP_GUID_DATA4_3, FSP_GUID_DATA4_4, FSP_GUID_DATA4_5, \
231 FSP_GUID_DATA4_6, FSP_GUID_DATA4_7 } \
232 }
233
234#define FSP_NON_VOLATILE_STORAGE_HOB_GUID \
235 { \
236 0x721acf02, 0x4d77, 0x4c2a, \
237 { 0xb3, 0xdc, 0x27, 0xb, 0x7b, 0xa9, 0xe4, 0xb0 } \
238 }
239
240#define FSP_BOOTLOADER_TEMP_MEM_HOB_GUID \
241 { \
242 0xbbcff46c, 0xc8d3, 0x4113, \
243 { 0x89, 0x85, 0xb9, 0xd4, 0xf3, 0xb3, 0xf6, 0x4e } \
244 }
245
246#define FSP_HOB_RESOURCE_OWNER_FSP_GUID \
247 { \
248 0x69a79759, 0x1373, 0x4367, \
249 { 0xa6, 0xc4, 0xc7, 0xf5, 0x9e, 0xfd, 0x98, 0x6e } \
250 }
251
252#define FSP_HOB_RESOURCE_OWNER_TSEG_GUID \
253 { \
254 0xd038747c, 0xd00c, 0x4980, \
255 { 0xb3, 0x19, 0x49, 0x01, 0x99, 0xa4, 0x7d, 0x55 } \
256 }
257
258#define FSP_HOB_RESOURCE_OWNER_GRAPHICS_GUID \
259 { \
260 0x9c7c3aa7, 0x5332, 0x4917, \
261 { 0x82, 0xb9, 0x56, 0xa5, 0xf3, 0xe6, 0x2a, 0x07 } \
262 }
263
264
265
266#define FSP_HOB_RESOURCE_OWNER_BOOTLOADER_TOLUM_GUID \
267 { \
268 0x73ff4f56, 0xaa8e, 0x4451, \
269 { 0xb3, 0x16, 0x36, 0x35, 0x36, 0x67, 0xad, 0x44 } \
270 }
271
272#define FSP_GRAPHICS_INFO_HOB_GUID \
273 { \
274 0x39f62cce, 0x6825, 0x4669, \
275 { 0xbb, 0x56, 0x54, 0x1a, 0xba, 0x75, 0x3a, 0x07 } \
276 }
277
278#endif
279