1
2
3
4
5
6
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#include "../board/freescale/common/ics307_clk.h"
12
13#ifdef CONFIG_SDCARD
14#define CONFIG_SPL_FLUSH_IMAGE
15#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
16#define CONFIG_SPL_PAD_TO 0x20000
17#define CONFIG_SPL_MAX_SIZE (128 * 1024)
18#define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10)
19#define CONFIG_SYS_MMC_U_BOOT_DST (0x11000000)
20#define CONFIG_SYS_MMC_U_BOOT_START (0x11000000)
21#define CONFIG_SYS_MMC_U_BOOT_OFFS (128 << 10)
22#define CONFIG_SYS_MPC85XX_NO_RESETVEC
23#ifdef CONFIG_SPL_BUILD
24#define CONFIG_SPL_COMMON_INIT_DDR
25#endif
26#endif
27
28#ifdef CONFIG_SPIFLASH
29#define CONFIG_SPL_SPI_FLASH_MINIMAL
30#define CONFIG_SPL_FLUSH_IMAGE
31#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
32#define CONFIG_SPL_PAD_TO 0x20000
33#define CONFIG_SPL_MAX_SIZE (128 * 1024)
34#define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (768 << 10)
35#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x11000000)
36#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x11000000)
37#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (128 << 10)
38#define CONFIG_SYS_MPC85XX_NO_RESETVEC
39#ifdef CONFIG_SPL_BUILD
40#define CONFIG_SPL_COMMON_INIT_DDR
41#endif
42#endif
43
44#define CONFIG_NAND_FSL_ELBC
45#define CONFIG_SYS_NAND_MAX_ECCPOS 56
46#define CONFIG_SYS_NAND_MAX_OOBFREE 5
47
48#ifdef CONFIG_MTD_RAW_NAND
49#ifdef CONFIG_TPL_BUILD
50#define CONFIG_SPL_FLUSH_IMAGE
51#define CONFIG_SPL_NAND_INIT
52#define CONFIG_SPL_COMMON_INIT_DDR
53#define CONFIG_SPL_MAX_SIZE (128 << 10)
54#define CONFIG_TPL_TEXT_BASE 0xf8f81000
55#define CONFIG_SYS_MPC85XX_NO_RESETVEC
56#define CONFIG_SYS_NAND_U_BOOT_SIZE (832 << 10)
57#define CONFIG_SYS_NAND_U_BOOT_DST (0x11000000)
58#define CONFIG_SYS_NAND_U_BOOT_START (0x11000000)
59#define CONFIG_SYS_NAND_U_BOOT_OFFS ((128 + 128) << 10)
60#elif defined(CONFIG_SPL_BUILD)
61#define CONFIG_SPL_INIT_MINIMAL
62#define CONFIG_SPL_FLUSH_IMAGE
63#define CONFIG_SPL_MAX_SIZE 4096
64#define CONFIG_SYS_NAND_U_BOOT_SIZE (128 << 10)
65#define CONFIG_SYS_NAND_U_BOOT_DST 0xf8f80000
66#define CONFIG_SYS_NAND_U_BOOT_START 0xf8f80000
67#define CONFIG_SYS_NAND_U_BOOT_OFFS (128 << 10)
68#endif
69#define CONFIG_SPL_PAD_TO 0x20000
70#define CONFIG_TPL_PAD_TO 0x20000
71#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
72#endif
73
74
75
76#ifndef CONFIG_RESET_VECTOR_ADDRESS
77#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
78#endif
79
80#define CONFIG_PCIE1
81#define CONFIG_PCIE2
82#define CONFIG_PCIE3
83#define CONFIG_FSL_PCI_INIT
84#define CONFIG_SYS_PCI_64BIT
85
86#define CONFIG_ENABLE_36BIT_PHYS
87
88#ifdef CONFIG_PHYS_64BIT
89#define CONFIG_ADDR_MAP
90#define CONFIG_SYS_NUM_ADDR_MAP 16
91#endif
92
93#define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
94#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
95#define CONFIG_ICS307_REFCLK_HZ 33333000
96
97
98
99
100#define CONFIG_L2_CACHE
101#define CONFIG_BTB
102
103#define CONFIG_SYS_MEMTEST_START 0x00000000
104#define CONFIG_SYS_MEMTEST_END 0x7fffffff
105
106#define CONFIG_SYS_CCSRBAR 0xffe00000
107#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
108
109
110
111#ifdef CONFIG_SPL_BUILD
112#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
113#endif
114
115
116#define CONFIG_DDR_SPD
117#define CONFIG_VERY_BIG_RAM
118
119#ifdef CONFIG_DDR_ECC
120#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
121#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
122#endif
123
124#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
125#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
126
127#define CONFIG_DIMM_SLOTS_PER_CTLR 1
128#define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
129
130
131#define CONFIG_SYS_SPD_BUS_NUM 1
132#define SPD_EEPROM_ADDRESS 0x51
133
134
135#define CONFIG_SYS_SDRAM_SIZE 2048
136#define CONFIG_SYS_SDRAM_SIZE_LAW LAW_SIZE_2G
137#define CONFIG_SYS_DDR_CS0_BNDS 0x0000003F
138#define CONFIG_SYS_DDR_CS0_CONFIG 0x80014202
139#define CONFIG_SYS_DDR_CS1_BNDS 0x0040007F
140#define CONFIG_SYS_DDR_CS1_CONFIG 0x80014202
141#define CONFIG_SYS_DDR_TIMING_3 0x00010000
142#define CONFIG_SYS_DDR_TIMING_0 0x40110104
143#define CONFIG_SYS_DDR_TIMING_1 0x5c5bd746
144#define CONFIG_SYS_DDR_TIMING_2 0x0fa8d4ca
145#define CONFIG_SYS_DDR_MODE_1 0x00441221
146#define CONFIG_SYS_DDR_MODE_2 0x00000000
147#define CONFIG_SYS_DDR_INTERVAL 0x0a280100
148#define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
149#define CONFIG_SYS_DDR_CLK_CTRL 0x02800000
150#define CONFIG_SYS_DDR_CONTROL 0xc7000008
151#define CONFIG_SYS_DDR_CONTROL_2 0x24401041
152#define CONFIG_SYS_DDR_TIMING_4 0x00220001
153#define CONFIG_SYS_DDR_TIMING_5 0x02401400
154#define CONFIG_SYS_DDR_ZQ_CONTROL 0x89080600
155#define CONFIG_SYS_DDR_WRLVL_CONTROL 0x8675f608
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179#define CONFIG_SYS_FLASH_BASE 0xe8000000
180#ifdef CONFIG_PHYS_64BIT
181#define CONFIG_SYS_FLASH_BASE_PHYS 0xfe8000000ull
182#else
183#define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
184#endif
185
186#define CONFIG_FLASH_BR_PRELIM \
187 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
188#define CONFIG_FLASH_OR_PRELIM (OR_AM_128MB | 0xff7)
189
190#ifdef CONFIG_MTD_RAW_NAND
191#define CONFIG_SYS_BR1_PRELIM CONFIG_FLASH_BR_PRELIM
192#define CONFIG_SYS_OR1_PRELIM CONFIG_FLASH_OR_PRELIM
193#else
194#define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM
195#define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM
196#endif
197
198#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
199#define CONFIG_SYS_FLASH_QUIET_TEST
200#define CONFIG_FLASH_SHOW_PROGRESS 45
201
202#define CONFIG_SYS_MAX_FLASH_BANKS 1
203#define CONFIG_SYS_MAX_FLASH_SECT 1024
204
205#ifndef CONFIG_SYS_MONITOR_BASE
206#ifdef CONFIG_TPL_BUILD
207#define CONFIG_SYS_MONITOR_BASE CONFIG_TPL_TEXT_BASE
208#elif defined(CONFIG_SPL_BUILD)
209#define CONFIG_SYS_MONITOR_BASE CONFIG_SPL_TEXT_BASE
210#else
211#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
212#endif
213#endif
214
215#define CONFIG_SYS_FLASH_EMPTY_INFO
216
217
218#if defined(CONFIG_NAND_FSL_ELBC)
219#define CONFIG_SYS_NAND_BASE 0xff800000
220#ifdef CONFIG_PHYS_64BIT
221#define CONFIG_SYS_NAND_BASE_PHYS 0xfff800000ull
222#else
223#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
224#endif
225
226#define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE}
227#define CONFIG_SYS_MAX_NAND_DEVICE 1
228#define CONFIG_SYS_NAND_BLOCK_SIZE (256 * 1024)
229#define CONFIG_ELBC_NAND_SPL_STATIC_PGSIZE
230
231
232#define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
233 | (2<<BR_DECC_SHIFT) \
234 | BR_PS_8 \
235 | BR_MS_FCM \
236 | BR_V)
237#define CONFIG_SYS_NAND_OR_PRELIM (OR_AM_32KB \
238 | OR_FCM_PGS \
239 | OR_FCM_CSCT \
240 | OR_FCM_CST \
241 | OR_FCM_CHT \
242 | OR_FCM_SCY_1 \
243 | OR_FCM_TRLX \
244 | OR_FCM_EHTR)
245#ifdef CONFIG_MTD_RAW_NAND
246#define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_NAND_BR_PRELIM
247#define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_NAND_OR_PRELIM
248#else
249#define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM
250#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM
251#endif
252
253#endif
254
255#define CONFIG_HWCONFIG
256
257#define CONFIG_FSL_NGPIXIS
258#define PIXIS_BASE 0xffdf0000
259#ifdef CONFIG_PHYS_64BIT
260#define PIXIS_BASE_PHYS 0xfffdf0000ull
261#else
262#define PIXIS_BASE_PHYS PIXIS_BASE
263#endif
264
265#define CONFIG_SYS_BR2_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
266#define CONFIG_SYS_OR2_PRELIM (OR_AM_32KB | 0x6ff7)
267
268#define PIXIS_LBMAP_SWITCH 7
269#define PIXIS_LBMAP_MASK 0xF0
270#define PIXIS_LBMAP_ALTBANK 0x20
271#define PIXIS_SPD 0x07
272#define PIXIS_SPD_SYSCLK_MASK 0x07
273#define PIXIS_ELBC_SPI_MASK 0xc0
274#define PIXIS_SPI 0x80
275
276#define CONFIG_SYS_INIT_RAM_LOCK
277#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000
278#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
279
280#define CONFIG_SYS_GBL_DATA_OFFSET \
281 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
282#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
283
284#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
285#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
286
287
288
289
290#if defined(CONFIG_SPL_BUILD)
291#if defined(CONFIG_SDCARD) || defined(CONFIG_SPIFLASH)
292#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
293#define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
294#define CONFIG_SYS_L2_SIZE (256 << 10)
295#define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
296#define CONFIG_SPL_RELOC_TEXT_BASE 0xf8f81000
297#define CONFIG_SPL_RELOC_STACK (CONFIG_SYS_INIT_L2_ADDR + 116 * 1024)
298#define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SYS_INIT_L2_ADDR + 148 * 1024)
299#define CONFIG_SPL_RELOC_MALLOC_SIZE (108 << 10)
300#define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L2_ADDR + 112 * 1024)
301#elif defined(CONFIG_MTD_RAW_NAND)
302#ifdef CONFIG_TPL_BUILD
303#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
304#define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
305#define CONFIG_SYS_L2_SIZE (256 << 10)
306#define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
307#define CONFIG_SPL_RELOC_TEXT_BASE 0xf8f81000
308#define CONFIG_SPL_RELOC_STACK (CONFIG_SYS_INIT_L2_ADDR + 192 * 1024)
309#define CONFIG_SPL_RELOC_MALLOC_ADDR (CONFIG_SYS_INIT_L2_ADDR + 208 * 1024)
310#define CONFIG_SPL_RELOC_MALLOC_SIZE (48 << 10)
311#define CONFIG_SPL_GD_ADDR (CONFIG_SYS_INIT_L2_ADDR + 176 * 1024)
312#else
313#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
314#define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
315#define CONFIG_SYS_L2_SIZE (256 << 10)
316#define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
317#define CONFIG_SPL_RELOC_TEXT_BASE (CONFIG_SYS_INIT_L2_END - 0x2000)
318#define CONFIG_SPL_RELOC_STACK ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF)
319#endif
320#endif
321#endif
322
323
324
325
326#define CONFIG_SYS_NS16550_SERIAL
327#define CONFIG_SYS_NS16550_REG_SIZE 1
328#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
329#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_INIT_MINIMAL)
330#define CONFIG_NS16550_MIN_FUNCTIONS
331#endif
332
333#define CONFIG_SYS_BAUDRATE_TABLE \
334 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
335
336#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
337#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
338
339
340
341#ifdef CONFIG_FSL_DIU_FB
342#define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_CCSRBAR + 0x10000)
343#define CONFIG_VIDEO_LOGO
344#define CONFIG_VIDEO_BMP_LOGO
345#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
346
347
348
349
350#undef CONFIG_SYS_FLASH_EMPTY_INFO
351#endif
352
353#ifdef CONFIG_ATI
354#define VIDEO_IO_OFFSET CONFIG_SYS_PCIE1_IO_VIRT
355#define CONFIG_BIOSEMU
356#define CONFIG_ATI_RADEON_FB
357#define CONFIG_VIDEO_LOGO
358#define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET
359#endif
360
361
362#define CONFIG_SYS_I2C
363#define CONFIG_SYS_I2C_FSL
364#define CONFIG_SYS_FSL_I2C_SPEED 400000
365#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
366#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
367#define CONFIG_SYS_FSL_I2C2_SPEED 400000
368#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
369#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
370#define CONFIG_SYS_I2C_NOPROBES {{0, 0x29}}
371
372
373
374
375#define CONFIG_ID_EEPROM
376#define CONFIG_SYS_I2C_EEPROM_NXID
377#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
378#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
379#define CONFIG_SYS_EEPROM_BUS_NUM 1
380
381
382
383
384
385
386
387#define CONFIG_SYS_PCIE1_MEM_VIRT 0xc0000000
388#ifdef CONFIG_PHYS_64BIT
389#define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
390#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc40000000ull
391#else
392#define CONFIG_SYS_PCIE1_MEM_BUS 0xc0000000
393#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc0000000
394#endif
395#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000
396#define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000
397#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
398#ifdef CONFIG_PHYS_64BIT
399#define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc20000ull
400#else
401#define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000
402#endif
403#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000
404
405
406#define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
407#ifdef CONFIG_PHYS_64BIT
408#define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000
409#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
410#else
411#define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
412#define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
413#endif
414#define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000
415#define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
416#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
417#ifdef CONFIG_PHYS_64BIT
418#define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull
419#else
420#define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
421#endif
422#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000
423
424
425#define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000
426#ifdef CONFIG_PHYS_64BIT
427#define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
428#define CONFIG_SYS_PCIE3_MEM_PHYS 0xc00000000ull
429#else
430#define CONFIG_SYS_PCIE3_MEM_BUS 0x80000000
431#define CONFIG_SYS_PCIE3_MEM_PHYS 0x80000000
432#endif
433#define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000
434#define CONFIG_SYS_PCIE3_IO_VIRT 0xffc00000
435#define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
436#ifdef CONFIG_PHYS_64BIT
437#define CONFIG_SYS_PCIE3_IO_PHYS 0xfffc00000ull
438#else
439#define CONFIG_SYS_PCIE3_IO_PHYS 0xffc00000
440#endif
441#define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000
442
443#ifdef CONFIG_PCI
444#define CONFIG_PCI_INDIRECT_BRIDGE
445#define CONFIG_PCI_SCAN_SHOW
446#endif
447
448
449#define CONFIG_FSL_SATA_V2
450
451#define CONFIG_SYS_SATA_MAX_DEVICE 2
452#define CONFIG_SATA1
453#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
454#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
455#define CONFIG_SATA2
456#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
457#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
458
459#ifdef CONFIG_FSL_SATA
460#define CONFIG_LBA48
461#endif
462
463#ifdef CONFIG_MMC
464#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
465#endif
466
467#ifdef CONFIG_TSEC_ENET
468
469#define CONFIG_TSECV2
470
471#define CONFIG_TSEC1 1
472#define CONFIG_TSEC1_NAME "eTSEC1"
473#define CONFIG_TSEC2 1
474#define CONFIG_TSEC2_NAME "eTSEC2"
475
476#define TSEC1_PHY_ADDR 1
477#define TSEC2_PHY_ADDR 2
478
479#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
480#define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
481
482#define TSEC1_PHYIDX 0
483#define TSEC2_PHYIDX 0
484
485#define CONFIG_ETHPRIME "eTSEC1"
486#endif
487
488
489
490
491
492
493
494
495#if defined(CONFIG_SDCARD)
496#define CONFIG_FSL_FIXED_MMC_LOCATION
497#define CONFIG_SYS_MMC_ENV_DEV 0
498#elif defined(CONFIG_MTD_RAW_NAND)
499#ifdef CONFIG_TPL_BUILD
500#define SPL_ENV_ADDR (CONFIG_SYS_INIT_L2_ADDR + (160 << 10))
501#endif
502#elif defined(CONFIG_SYS_RAMBOOT)
503#define SPL_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
504#endif
505
506#define CONFIG_LOADS_ECHO
507#define CONFIG_SYS_LOADS_BAUD_CHANGE
508
509
510
511
512#define CONFIG_HAS_FSL_DR_USB
513#ifdef CONFIG_HAS_FSL_DR_USB
514#ifdef CONFIG_USB_EHCI_HCD
515#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
516#define CONFIG_USB_EHCI_FSL
517#endif
518#endif
519
520
521
522
523#define CONFIG_SYS_LOAD_ADDR 0x2000000
524
525
526
527
528
529
530#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
531#define CONFIG_SYS_BOOTM_LEN (64 << 20)
532
533#ifdef CONFIG_CMD_KGDB
534#define CONFIG_KGDB_BAUDRATE 230400
535#endif
536
537
538
539
540
541#define CONFIG_HOSTNAME "p1022ds"
542#define CONFIG_ROOTPATH "/opt/nfsroot"
543#define CONFIG_BOOTFILE "uImage"
544#define CONFIG_UBOOTPATH u-boot.bin
545
546#define CONFIG_LOADADDR 1000000
547
548#define CONFIG_EXTRA_ENV_SETTINGS \
549 "netdev=eth0\0" \
550 "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
551 "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
552 "tftpflash=tftpboot $loadaddr $uboot && " \
553 "protect off $ubootaddr +$filesize && " \
554 "erase $ubootaddr +$filesize && " \
555 "cp.b $loadaddr $ubootaddr $filesize && " \
556 "protect on $ubootaddr +$filesize && " \
557 "cmp.b $loadaddr $ubootaddr $filesize\0" \
558 "consoledev=ttyS0\0" \
559 "ramdiskaddr=2000000\0" \
560 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
561 "fdtaddr=1e00000\0" \
562 "fdtfile=p1022ds.dtb\0" \
563 "bdev=sda3\0" \
564 "hwconfig=esdhc;audclk:12\0"
565
566#define CONFIG_HDBOOT \
567 "setenv bootargs root=/dev/$bdev rw " \
568 "console=$consoledev,$baudrate $othbootargs $videobootargs;" \
569 "tftp $loadaddr $bootfile;" \
570 "tftp $fdtaddr $fdtfile;" \
571 "bootm $loadaddr - $fdtaddr"
572
573#define CONFIG_NFSBOOTCOMMAND \
574 "setenv bootargs root=/dev/nfs rw " \
575 "nfsroot=$serverip:$rootpath " \
576 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
577 "console=$consoledev,$baudrate $othbootargs $videobootargs;" \
578 "tftp $loadaddr $bootfile;" \
579 "tftp $fdtaddr $fdtfile;" \
580 "bootm $loadaddr - $fdtaddr"
581
582#define CONFIG_RAMBOOTCOMMAND \
583 "setenv bootargs root=/dev/ram rw " \
584 "console=$consoledev,$baudrate $othbootargs $videobootargs;" \
585 "tftp $ramdiskaddr $ramdiskfile;" \
586 "tftp $loadaddr $bootfile;" \
587 "tftp $fdtaddr $fdtfile;" \
588 "bootm $loadaddr $ramdiskaddr $fdtaddr"
589
590#define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND
591
592#endif
593