uboot/include/configs/m53menlo.h
<<
>>
Prefs
   1/* SPDX-License-Identifier: GPL-2.0+ */
   2
   3/*
   4 * Menlosystems M53Menlo configuration
   5 * Copyright (C) 2012-2017 Marek Vasut <marex@denx.de>
   6 * Copyright (C) 2014-2017 Olaf Mandel <o.mandel@menlosystems.com>
   7 */
   8
   9#ifndef __M53MENLO_CONFIG_H__
  10#define __M53MENLO_CONFIG_H__
  11
  12#include <asm/arch/imx-regs.h>
  13
  14#define CONFIG_REVISION_TAG
  15#define CONFIG_SYS_FSL_CLK
  16
  17#define CONFIG_TIMESTAMP                /* Print image info with timestamp */
  18
  19/*
  20 * Memory configurations
  21 */
  22#define PHYS_SDRAM_1                    CSD0_BASE_ADDR
  23#define PHYS_SDRAM_1_SIZE               (gd->bd->bi_dram[0].size)
  24#define PHYS_SDRAM_2                    CSD1_BASE_ADDR
  25#define PHYS_SDRAM_2_SIZE               (gd->bd->bi_dram[1].size)
  26#define PHYS_SDRAM_SIZE                 (gd->ram_size)
  27#define CONFIG_SYS_MALLOC_LEN           (10 * 1024 * 1024)
  28#define CONFIG_SYS_MEMTEST_START        0x70000000
  29#define CONFIG_SYS_MEMTEST_END          0x8ff00000
  30
  31#define CONFIG_SYS_SDRAM_BASE           (PHYS_SDRAM_1)
  32#define CONFIG_SYS_INIT_RAM_ADDR        (IRAM_BASE_ADDR)
  33#define CONFIG_SYS_INIT_RAM_SIZE        (IRAM_SIZE)
  34
  35#define CONFIG_SYS_INIT_SP_OFFSET \
  36        (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  37#define CONFIG_SYS_INIT_SP_ADDR \
  38        (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  39
  40/*
  41 * U-Boot general configurations
  42 */
  43#define CONFIG_SYS_CBSIZE       1024            /* Console I/O buffer size */
  44#define CONFIG_SYS_MAXARGS      32              /* Max number of command args */
  45#define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE
  46                                                /* Boot argument buffer size */
  47
  48/*
  49 * Serial Driver
  50 */
  51#define CONFIG_MXC_UART
  52#define CONFIG_MXC_UART_BASE            UART1_BASE
  53
  54/*
  55 * MMC Driver
  56 */
  57#ifdef CONFIG_CMD_MMC
  58#define CONFIG_SYS_FSL_ESDHC_ADDR       0
  59#define CONFIG_SYS_FSL_ESDHC_NUM        1
  60#endif
  61
  62/*
  63 * NAND
  64 */
  65#ifdef CONFIG_CMD_NAND
  66#define CONFIG_SYS_MAX_NAND_DEVICE      1
  67#define CONFIG_SYS_NAND_BASE            NFC_BASE_ADDR_AXI
  68#define CONFIG_MXC_NAND_REGS_BASE       NFC_BASE_ADDR_AXI
  69#define CONFIG_MXC_NAND_IP_REGS_BASE    NFC_BASE_ADDR
  70#define CONFIG_SYS_NAND_LARGEPAGE
  71#define CONFIG_MXC_NAND_HWECC
  72
  73/* Environment is in NAND */
  74#define CONFIG_ENV_RANGE                (0x00080000) /* 512 KiB */
  75#endif
  76
  77/*
  78 * Ethernet on SOC (FEC)
  79 */
  80#ifdef CONFIG_CMD_NET
  81#define CONFIG_FEC_MXC
  82#define IMX_FEC_BASE                    FEC_BASE_ADDR
  83#define CONFIG_FEC_MXC_PHYADDR          0x0
  84#define CONFIG_MII
  85#define CONFIG_DISCOVER_PHY
  86#define CONFIG_FEC_XCV_TYPE             RMII
  87#define CONFIG_ETHPRIME                 "FEC0"
  88#endif
  89
  90/*
  91 * I2C
  92 */
  93#ifdef CONFIG_CMD_I2C
  94#define CONFIG_SYS_I2C
  95#define CONFIG_SYS_I2C_MXC
  96#define CONFIG_SYS_I2C_MXC_I2C1         /* enable I2C bus 1 */
  97#define CONFIG_SYS_I2C_MXC_I2C2         /* enable I2C bus 2 */
  98#define CONFIG_SYS_I2C_MXC_I2C3         /* enable I2C bus 3 */
  99#define CONFIG_SYS_RTC_BUS_NUM          1 /* I2C2 */
 100#endif
 101
 102/*
 103 * RTC
 104 */
 105#ifdef CONFIG_CMD_DATE
 106#define CONFIG_SYS_I2C_RTC_ADDR         0x68
 107#define CONFIG_SYS_M41T11_BASE_YEAR     2000
 108#endif
 109
 110/*
 111 * USB
 112 */
 113#ifdef CONFIG_CMD_USB
 114#define CONFIG_MXC_USB_PORT             1
 115#define CONFIG_MXC_USB_PORTSC           (PORT_PTS_UTMI | PORT_PTS_PTW)
 116#define CONFIG_MXC_USB_FLAGS            0
 117#endif
 118
 119/*
 120 * SATA
 121 */
 122#ifdef CONFIG_CMD_SATA
 123#define CONFIG_SYS_SATA_MAX_DEVICE      1
 124#define CONFIG_DWC_AHSATA_PORT_ID       0
 125#define CONFIG_DWC_AHSATA_BASE_ADDR     SATA_BASE_ADDR
 126#define CONFIG_LBA48
 127#endif
 128
 129/*
 130 * LCD
 131 */
 132#define CONFIG_VIDEO_BMP_RLE8
 133#define CONFIG_VIDEO_BMP_GZIP
 134#define CONFIG_SPLASH_SCREEN
 135#define CONFIG_SPLASHIMAGE_GUARD
 136#define CONFIG_SPLASH_SCREEN_ALIGN
 137#define CONFIG_BMP_16BPP
 138#define CONFIG_VIDEO_LOGO
 139#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE  (2 << 20)
 140
 141/* LVDS display */
 142#define CONFIG_SYS_LDB_CLOCK                    33260000
 143#define CONFIG_IMX_VIDEO_SKIP
 144#define CONFIG_SPLASH_SOURCE
 145
 146/* IIM Fuses */
 147#define CONFIG_FSL_IIM
 148
 149/* Watchdog */
 150
 151/*
 152 * Boot Linux
 153 */
 154#define CONFIG_CMDLINE_TAG
 155#define CONFIG_INITRD_TAG
 156#define CONFIG_REVISION_TAG
 157#define CONFIG_SETUP_MEMORY_TAGS
 158#define CONFIG_BOOTFILE         "boot/fitImage"
 159#define CONFIG_LOADADDR         0x70800000
 160#define CONFIG_BOOTCOMMAND      "run mmc_mmc"
 161#define CONFIG_SYS_LOAD_ADDR    CONFIG_LOADADDR
 162
 163/*
 164 * NAND SPL
 165 */
 166#define CONFIG_SPL_TARGET               "u-boot-with-nand-spl.imx"
 167#define CONFIG_SPL_PAD_TO               0x8000
 168#define CONFIG_SPL_STACK                0x70004000
 169
 170#define CONFIG_SYS_NAND_U_BOOT_OFFS     CONFIG_SPL_PAD_TO
 171#define CONFIG_SYS_NAND_PAGE_SIZE       2048
 172#define CONFIG_SYS_NAND_OOBSIZE         64
 173#define CONFIG_SYS_NAND_PAGE_COUNT      64
 174#define CONFIG_SYS_NAND_SIZE            (256 * 1024 * 1024)
 175#define CONFIG_SYS_NAND_BAD_BLOCK_POS   0
 176
 177/*
 178 * Extra Environments
 179 */
 180#define CONFIG_HOSTNAME         "m53menlo"
 181
 182#define CONFIG_EXTRA_ENV_SETTINGS                                       \
 183        "consdev=ttymxc0\0"                                             \
 184        "baudrate=115200\0"                                             \
 185        "bootscript=boot.scr\0"                                         \
 186        "mmcdev=0\0"                                                    \
 187        "mmcpart=1\0"                                                   \
 188        "rootpath=/srv/\0"                                              \
 189        "kernel_addr_r=0x72000000\0"                                    \
 190        "mtdids=" CONFIG_MTDIDS_DEFAULT "\0"                            \
 191        "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"                        \
 192        "netdev=eth0\0"                                                 \
 193        "splashsource=mmc_fs\0"                                         \
 194        "splashfile=boot/usplash.bmp.gz\0"                              \
 195        "splashimage=0x88000000\0"                                      \
 196        "splashpos=m,m\0"                                               \
 197        "stdout=serial,vidconsole\0"                                    \
 198        "stderr=serial,vidconsole\0"                                    \
 199        "addcons="                                                      \
 200                "setenv bootargs ${bootargs} "                          \
 201                "console=${consdev},${baudrate}\0"                      \
 202        "addip="                                                        \
 203                "setenv bootargs ${bootargs} "                          \
 204                "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
 205                ":${hostname}:${netdev}:off\0"                          \
 206        "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0"              \
 207        "addmisc="                                                      \
 208                "setenv bootargs ${bootargs} ${miscargs}\0"             \
 209        "addargs=run addcons addmisc addmtd\0"                          \
 210        "mmcload="                                                      \
 211                "mmc rescan ; load mmc ${mmcdev}:${mmcpart} "           \
 212                "${kernel_addr_r} ${bootfile}\0"                        \
 213        "miscargs=nohlt panic=1\0"                                      \
 214        "mmcargs=setenv bootargs root=/dev/mmcblk0p${mmcpart} rw "      \
 215                "rootwait\0"                                            \
 216        "mmc_mmc="                                                      \
 217                "run mmcload mmcargs addargs ; "                        \
 218                "bootm ${kernel_addr_r}\0"                              \
 219        "netload=tftp ${kernel_addr_r} ${hostname}/${bootfile}\0"       \
 220        "net_nfs="                                                      \
 221                "run netload nfsargs addip addargs ; "                  \
 222                "bootm ${kernel_addr_r}\0"                              \
 223        "nfsargs="                                                      \
 224                "setenv bootargs root=/dev/nfs rw "                     \
 225                "nfsroot=${serverip}:${rootpath}${hostname},v3,tcp\0"   \
 226        "try_bootscript="                                               \
 227                "mmc rescan;"                                           \
 228                "if test -e mmc 0:1 ${bootscript} ; then "              \
 229                "if load mmc 0:1 ${kernel_addr_r} ${bootscript};"       \
 230                "then ; "                                               \
 231                        "echo Running bootscript... ; "                 \
 232                        "source ${kernel_addr_r} ; "                    \
 233                "fi ; "                                                 \
 234                "fi\0"
 235
 236#if defined(CONFIG_SPL_BUILD)
 237#undef CONFIG_WATCHDOG
 238#define CONFIG_HW_WATCHDOG
 239#endif
 240
 241#endif  /* __M53MENLO_CONFIG_H__ */
 242