1
2
3
4
5
6
7
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#define CONFIG_FSL_SATA_V2
13#define CONFIG_PCIE4
14
15#define CONFIG_ICS307_REFCLK_HZ 25000000
16
17#ifdef CONFIG_RAMBOOT_PBL
18#define CONFIG_SYS_FSL_PBL_PBI board/freescale/t4qds/t4_pbi.cfg
19#if !defined(CONFIG_MTD_RAW_NAND) && !defined(CONFIG_SDCARD)
20#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
21#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
22#else
23#define CONFIG_SPL_FLUSH_IMAGE
24#define CONFIG_SPL_PAD_TO 0x40000
25#define CONFIG_SPL_MAX_SIZE 0x28000
26#define RESET_VECTOR_OFFSET 0x27FFC
27#define BOOT_PAGE_OFFSET 0x27000
28
29#ifdef CONFIG_MTD_RAW_NAND
30#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
31#define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
32#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
33#define CONFIG_SYS_NAND_U_BOOT_OFFS (256 << 10)
34#define CONFIG_SYS_FSL_PBL_RCW board/freescale/t4qds/t4_nand_rcw.cfg
35#endif
36
37#ifdef CONFIG_SDCARD
38#define CONFIG_RESET_VECTOR_ADDRESS 0x200FFC
39#define CONFIG_SYS_MMC_U_BOOT_SIZE (768 << 10)
40#define CONFIG_SYS_MMC_U_BOOT_DST 0x00200000
41#define CONFIG_SYS_MMC_U_BOOT_START 0x00200000
42#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
43#ifndef CONFIG_SPL_BUILD
44#define CONFIG_SYS_MPC85XX_NO_RESETVEC
45#endif
46#define CONFIG_SYS_FSL_PBL_RCW board/freescale/t4qds/t4_sd_rcw.cfg
47#endif
48
49#ifdef CONFIG_SPL_BUILD
50#define CONFIG_SPL_SKIP_RELOCATE
51#define CONFIG_SPL_COMMON_INIT_DDR
52#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
53#endif
54
55#endif
56#endif
57
58#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
59
60#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR (CONFIG_SYS_TEXT_BASE & 0xfff00000)
61#define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR_PHYS \
62 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR)
63#define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc
64#endif
65
66#define CONFIG_SRIO_PCIE_BOOT_MASTER
67#define CONFIG_DDR_ECC
68
69#include "t4qds.h"
70
71#if defined(CONFIG_SPIFLASH)
72#elif defined(CONFIG_SDCARD)
73#define CONFIG_SYS_MMC_ENV_DEV 0
74#endif
75
76#define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
77#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
78
79#ifndef __ASSEMBLY__
80unsigned long get_board_sys_clk(void);
81unsigned long get_board_ddr_clk(void);
82#endif
83
84
85#define CONFIG_ID_EEPROM
86#define CONFIG_SYS_I2C_EEPROM_NXID
87#define CONFIG_SYS_EEPROM_BUS_NUM 0
88#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
89#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
90
91
92
93
94#define CONFIG_SYS_SPD_BUS_NUM 0
95#define SPD_EEPROM_ADDRESS1 0x51
96#define SPD_EEPROM_ADDRESS2 0x52
97#define SPD_EEPROM_ADDRESS3 0x53
98#define SPD_EEPROM_ADDRESS4 0x54
99#define SPD_EEPROM_ADDRESS5 0x55
100#define SPD_EEPROM_ADDRESS6 0x56
101#define SPD_EEPROM_ADDRESS SPD_EEPROM_ADDRESS1
102#define CONFIG_SYS_SDRAM_SIZE 4096
103
104
105
106
107#define CONFIG_SYS_NOR0_CSPR_EXT (0xf)
108#define CONFIG_SYS_NOR0_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS \
109 + 0x8000000) | \
110 CSPR_PORT_SIZE_16 | \
111 CSPR_MSEL_NOR | \
112 CSPR_V)
113#define CONFIG_SYS_NOR1_CSPR_EXT (0xf)
114#define CONFIG_SYS_NOR1_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
115 CSPR_PORT_SIZE_16 | \
116 CSPR_MSEL_NOR | \
117 CSPR_V)
118#define CONFIG_SYS_NOR_AMASK IFC_AMASK(128*1024*1024)
119
120#define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80
121
122#define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
123 FTIM0_NOR_TEADC(0x5) | \
124 FTIM0_NOR_TEAHC(0x5))
125#define CONFIG_SYS_NOR_FTIM1 (FTIM1_NOR_TACO(0x35) | \
126 FTIM1_NOR_TRAD_NOR(0x1A) |\
127 FTIM1_NOR_TSEQRAD_NOR(0x13))
128#define CONFIG_SYS_NOR_FTIM2 (FTIM2_NOR_TCS(0x4) | \
129 FTIM2_NOR_TCH(0x4) | \
130 FTIM2_NOR_TWPH(0x0E) | \
131 FTIM2_NOR_TWP(0x1c))
132#define CONFIG_SYS_NOR_FTIM3 0x0
133
134#define CONFIG_SYS_FLASH_QUIET_TEST
135#define CONFIG_FLASH_SHOW_PROGRESS 45
136
137#define CONFIG_SYS_MAX_FLASH_BANKS 2
138#define CONFIG_SYS_MAX_FLASH_SECT 1024
139#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
140#define CONFIG_SYS_FLASH_WRITE_TOUT 500
141
142#define CONFIG_SYS_FLASH_EMPTY_INFO
143#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS \
144 + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
145
146#define CONFIG_FSL_QIXIS
147#define QIXIS_BASE 0xffdf0000
148#define QIXIS_LBMAP_SWITCH 6
149#define QIXIS_LBMAP_MASK 0x0f
150#define QIXIS_LBMAP_SHIFT 0
151#define QIXIS_LBMAP_DFLTBANK 0x00
152#define QIXIS_LBMAP_ALTBANK 0x04
153#define QIXIS_RST_CTL_RESET 0x83
154#define QIXIS_RST_FORCE_MEM 0x1
155#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
156#define QIXIS_RCFG_CTL_RECONFIG_START 0x21
157#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
158#define QIXIS_BRDCFG5 0x55
159#define QIXIS_MUX_SDHC 2
160#define QIXIS_MUX_SDHC_WIDTH8 1
161#define QIXIS_BASE_PHYS (0xf00000000ull | QIXIS_BASE)
162
163#define CONFIG_SYS_CSPR3_EXT (0xf)
164#define CONFIG_SYS_CSPR3 (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) \
165 | CSPR_PORT_SIZE_8 \
166 | CSPR_MSEL_GPCM \
167 | CSPR_V)
168#define CONFIG_SYS_AMASK3 IFC_AMASK(64 * 1024)
169#define CONFIG_SYS_CSOR3 0x0
170
171#define CONFIG_SYS_CS3_FTIM0 (FTIM0_GPCM_TACSE(0x0e) | \
172 FTIM0_GPCM_TEADC(0x0e) | \
173 FTIM0_GPCM_TEAHC(0x0e))
174#define CONFIG_SYS_CS3_FTIM1 (FTIM1_GPCM_TACO(0xff) | \
175 FTIM1_GPCM_TRAD(0x3f))
176#define CONFIG_SYS_CS3_FTIM2 (FTIM2_GPCM_TCS(0x0e) | \
177 FTIM2_GPCM_TCH(0x8) | \
178 FTIM2_GPCM_TWP(0x1f))
179#define CONFIG_SYS_CS3_FTIM3 0x0
180
181
182#define CONFIG_NAND_FSL_IFC
183#define CONFIG_SYS_NAND_BASE 0xff800000
184#define CONFIG_SYS_NAND_BASE_PHYS (0xf00000000ull | CONFIG_SYS_NAND_BASE)
185
186#define CONFIG_SYS_NAND_CSPR_EXT (0xf)
187#define CONFIG_SYS_NAND_CSPR (CSPR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
188 | CSPR_PORT_SIZE_8 \
189 | CSPR_MSEL_NAND \
190 | CSPR_V)
191#define CONFIG_SYS_NAND_AMASK IFC_AMASK(64*1024)
192
193#define CONFIG_SYS_NAND_CSOR (CSOR_NAND_ECC_ENC_EN \
194 | CSOR_NAND_ECC_DEC_EN \
195 | CSOR_NAND_ECC_MODE_4 \
196 | CSOR_NAND_RAL_3 \
197 | CSOR_NAND_PGS_2K \
198 | CSOR_NAND_SPRZ_64 \
199 | CSOR_NAND_PB(64))
200
201#define CONFIG_SYS_NAND_ONFI_DETECTION
202
203
204#define CONFIG_SYS_NAND_FTIM0 (FTIM0_NAND_TCCST(0x07) | \
205 FTIM0_NAND_TWP(0x18) | \
206 FTIM0_NAND_TWCHT(0x07) | \
207 FTIM0_NAND_TWH(0x0a))
208#define CONFIG_SYS_NAND_FTIM1 (FTIM1_NAND_TADLE(0x32) | \
209 FTIM1_NAND_TWBE(0x39) | \
210 FTIM1_NAND_TRR(0x0e) | \
211 FTIM1_NAND_TRP(0x18))
212#define CONFIG_SYS_NAND_FTIM2 (FTIM2_NAND_TRAD(0x0f) | \
213 FTIM2_NAND_TREH(0x0a) | \
214 FTIM2_NAND_TWHRE(0x1e))
215#define CONFIG_SYS_NAND_FTIM3 0x0
216
217#define CONFIG_SYS_NAND_DDR_LAW 11
218
219#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
220#define CONFIG_SYS_MAX_NAND_DEVICE 1
221
222#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
223#define CONFIG_SYS_NAND_MAX_OOBFREE 2
224#define CONFIG_SYS_NAND_MAX_ECCPOS 256
225
226#if defined(CONFIG_MTD_RAW_NAND)
227#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NAND_CSPR_EXT
228#define CONFIG_SYS_CSPR0 CONFIG_SYS_NAND_CSPR
229#define CONFIG_SYS_AMASK0 CONFIG_SYS_NAND_AMASK
230#define CONFIG_SYS_CSOR0 CONFIG_SYS_NAND_CSOR
231#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NAND_FTIM0
232#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NAND_FTIM1
233#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NAND_FTIM2
234#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NAND_FTIM3
235#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
236#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR0_CSPR
237#define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
238#define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
239#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
240#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
241#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
242#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
243#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NOR1_CSPR_EXT
244#define CONFIG_SYS_CSPR2 CONFIG_SYS_NOR1_CSPR
245#define CONFIG_SYS_AMASK2 CONFIG_SYS_NOR_AMASK
246#define CONFIG_SYS_CSOR2 CONFIG_SYS_NOR_CSOR
247#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NOR_FTIM0
248#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NOR_FTIM1
249#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NOR_FTIM2
250#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NOR_FTIM3
251#else
252#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
253#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR
254#define CONFIG_SYS_AMASK0 CONFIG_SYS_NOR_AMASK
255#define CONFIG_SYS_CSOR0 CONFIG_SYS_NOR_CSOR
256#define CONFIG_SYS_CS0_FTIM0 CONFIG_SYS_NOR_FTIM0
257#define CONFIG_SYS_CS0_FTIM1 CONFIG_SYS_NOR_FTIM1
258#define CONFIG_SYS_CS0_FTIM2 CONFIG_SYS_NOR_FTIM2
259#define CONFIG_SYS_CS0_FTIM3 CONFIG_SYS_NOR_FTIM3
260#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR1_CSPR_EXT
261#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR1_CSPR
262#define CONFIG_SYS_AMASK1 CONFIG_SYS_NOR_AMASK
263#define CONFIG_SYS_CSOR1 CONFIG_SYS_NOR_CSOR
264#define CONFIG_SYS_CS1_FTIM0 CONFIG_SYS_NOR_FTIM0
265#define CONFIG_SYS_CS1_FTIM1 CONFIG_SYS_NOR_FTIM1
266#define CONFIG_SYS_CS1_FTIM2 CONFIG_SYS_NOR_FTIM2
267#define CONFIG_SYS_CS1_FTIM3 CONFIG_SYS_NOR_FTIM3
268#define CONFIG_SYS_CSPR2_EXT CONFIG_SYS_NAND_CSPR_EXT
269#define CONFIG_SYS_CSPR2 CONFIG_SYS_NAND_CSPR
270#define CONFIG_SYS_AMASK2 CONFIG_SYS_NAND_AMASK
271#define CONFIG_SYS_CSOR2 CONFIG_SYS_NAND_CSOR
272#define CONFIG_SYS_CS2_FTIM0 CONFIG_SYS_NAND_FTIM0
273#define CONFIG_SYS_CS2_FTIM1 CONFIG_SYS_NAND_FTIM1
274#define CONFIG_SYS_CS2_FTIM2 CONFIG_SYS_NAND_FTIM2
275#define CONFIG_SYS_CS2_FTIM3 CONFIG_SYS_NAND_FTIM3
276#endif
277
278#if defined(CONFIG_RAMBOOT_PBL)
279#define CONFIG_SYS_RAMBOOT
280#endif
281
282
283#define CONFIG_SYS_FSL_I2C_SPEED 100000
284#define CONFIG_SYS_FSL_I2C2_SPEED 100000
285#define I2C_MUX_PCA_ADDR_PRI 0x77
286#define I2C_MUX_PCA_ADDR_SEC 0x76
287
288#define I2C_MUX_CH_DEFAULT 0x8
289#define I2C_MUX_CH_VOL_MONITOR 0xa
290#define I2C_MUX_CH_VSC3316_FS 0xc
291#define I2C_MUX_CH_VSC3316_BS 0xd
292
293
294#define I2C_VOL_MONITOR_ADDR 0x40
295#define I2C_VOL_MONITOR_BUS_V_OFFSET 0x2
296#define I2C_VOL_MONITOR_BUS_V_OVF 0x1
297#define I2C_VOL_MONITOR_BUS_V_SHIFT 3
298
299
300#define CONFIG_VSC_CROSSBAR
301#define VSC3316_FSM_TX_ADDR 0x70
302#define VSC3316_FSM_RX_ADDR 0x71
303
304
305
306
307
308
309
310
311
312#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_PHYS 0xfef200000ull
313#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS1 0xfff00000ull
314#define CONFIG_SRIO_PCIE_BOOT_IMAGE_SIZE 0x100000
315#define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS2 0x3fff00000ull
316
317
318
319
320#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_PHYS 0xfef100000ull
321#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_BUS 0x3ffe00000ull
322#define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_SIZE 0x40000
323
324
325#define CONFIG_SRIO_PCIE_BOOT_BRR_OFFSET 0xe00e4
326#define CONFIG_SRIO_PCIE_BOOT_RELEASE_MASK 0x00000001
327
328
329
330
331#ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE
332#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR 0xFFE00000
333#define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR_PHYS \
334 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR)
335#endif
336
337
338
339
340
341#ifndef CONFIG_NOBQFMAN
342#define CONFIG_SYS_BMAN_NUM_PORTALS 50
343#define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000
344#define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull
345#define CONFIG_SYS_BMAN_MEM_SIZE 0x02000000
346#define CONFIG_SYS_BMAN_SP_CENA_SIZE 0x4000
347#define CONFIG_SYS_BMAN_SP_CINH_SIZE 0x1000
348#define CONFIG_SYS_BMAN_CENA_BASE CONFIG_SYS_BMAN_MEM_BASE
349#define CONFIG_SYS_BMAN_CENA_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
350#define CONFIG_SYS_BMAN_CINH_BASE (CONFIG_SYS_BMAN_MEM_BASE + \
351 CONFIG_SYS_BMAN_CENA_SIZE)
352#define CONFIG_SYS_BMAN_CINH_SIZE (CONFIG_SYS_BMAN_MEM_SIZE >> 1)
353#define CONFIG_SYS_BMAN_SWP_ISDR_REG 0xE08
354#define CONFIG_SYS_QMAN_NUM_PORTALS 50
355#define CONFIG_SYS_QMAN_MEM_BASE 0xf6000000
356#define CONFIG_SYS_QMAN_MEM_PHYS 0xff6000000ull
357#define CONFIG_SYS_QMAN_MEM_SIZE 0x02000000
358#define CONFIG_SYS_QMAN_SP_CENA_SIZE 0x4000
359#define CONFIG_SYS_QMAN_SP_CINH_SIZE 0x1000
360#define CONFIG_SYS_QMAN_CENA_BASE CONFIG_SYS_QMAN_MEM_BASE
361#define CONFIG_SYS_QMAN_CENA_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
362#define CONFIG_SYS_QMAN_CINH_BASE (CONFIG_SYS_QMAN_MEM_BASE + \
363 CONFIG_SYS_QMAN_CENA_SIZE)
364#define CONFIG_SYS_QMAN_CINH_SIZE (CONFIG_SYS_QMAN_MEM_SIZE >> 1)
365#define CONFIG_SYS_QMAN_SWP_ISDR_REG 0xE08
366
367#define CONFIG_SYS_DPAA_FMAN
368#define CONFIG_SYS_DPAA_PME
369#define CONFIG_SYS_PMAN
370#define CONFIG_SYS_DPAA_DCE
371#define CONFIG_SYS_DPAA_RMAN
372#define CONFIG_SYS_INTERLAKEN
373
374
375#if defined(CONFIG_SPIFLASH)
376
377
378
379
380#define CONFIG_SYS_FMAN_FW_ADDR 0x110000
381#elif defined(CONFIG_SDCARD)
382
383
384
385
386
387#define CONFIG_SYS_FMAN_FW_ADDR (512 * 0x820)
388#elif defined(CONFIG_MTD_RAW_NAND)
389#define CONFIG_SYS_FMAN_FW_ADDR (11 * CONFIG_SYS_NAND_BLOCK_SIZE)
390#elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE)
391
392
393
394
395
396
397
398#define CONFIG_SYS_FMAN_FW_ADDR 0xFFE00000
399#else
400#define CONFIG_SYS_FMAN_FW_ADDR 0xEFF00000
401#endif
402#define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000
403#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
404#endif
405
406#ifdef CONFIG_SYS_DPAA_FMAN
407#define CONFIG_PHYLIB_10G
408#define CONFIG_PHY_VITESSE
409#define CONFIG_PHY_TERANETICS
410#define SGMII_CARD_PORT1_PHY_ADDR 0x1C
411#define SGMII_CARD_PORT2_PHY_ADDR 0x1D
412#define SGMII_CARD_PORT3_PHY_ADDR 0x1E
413#define SGMII_CARD_PORT4_PHY_ADDR 0x1F
414#define FM1_10GEC1_PHY_ADDR 0x0
415#define FM1_10GEC2_PHY_ADDR 0x1
416#define FM2_10GEC1_PHY_ADDR 0x2
417#define FM2_10GEC2_PHY_ADDR 0x3
418#endif
419
420
421#ifdef CONFIG_FSL_SATA_V2
422#define CONFIG_SYS_SATA_MAX_DEVICE 2
423#define CONFIG_SATA1
424#define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR
425#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
426#define CONFIG_SATA2
427#define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR
428#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
429
430#define CONFIG_LBA48
431#endif
432
433#ifdef CONFIG_FMAN_ENET
434#define CONFIG_ETHPRIME "FM1@DTSEC1"
435#endif
436
437
438
439
440#define CONFIG_USB_EHCI_FSL
441#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
442#define CONFIG_HAS_FSL_DR_USB
443
444#ifdef CONFIG_MMC
445#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
446#define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT
447#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
448#define CONFIG_ESDHC_DETECT_QUIRK \
449 (!(readb(QIXIS_BASE + QIXIS_BRDCFG5) & QIXIS_MUX_SDHC) || \
450 IS_SVR_REV(get_svr(), 1, 0))
451#define CONFIG_ESDHC_DETECT_8_BIT_QUIRK \
452 (!(readb(QIXIS_BASE + QIXIS_BRDCFG5) & QIXIS_MUX_SDHC_WIDTH8))
453#endif
454
455
456#define __USB_PHY_TYPE utmi
457
458
459
460
461
462
463
464#ifdef CONFIG_ARCH_T4240
465#define CTRL_INTLV_PREFERED 3way_4KB
466#else
467#define CTRL_INTLV_PREFERED cacheline
468#endif
469
470#define CONFIG_EXTRA_ENV_SETTINGS \
471 "hwconfig=fsl_ddr:" \
472 "ctlr_intlv=" __stringify(CTRL_INTLV_PREFERED) "," \
473 "bank_intlv=auto;" \
474 "usb1:dr_mode=host,phy_type=" __stringify(__USB_PHY_TYPE) "\0"\
475 "netdev=eth0\0" \
476 "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
477 "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
478 "tftpflash=tftpboot $loadaddr $uboot && " \
479 "protect off $ubootaddr +$filesize && " \
480 "erase $ubootaddr +$filesize && " \
481 "cp.b $loadaddr $ubootaddr $filesize && " \
482 "protect on $ubootaddr +$filesize && " \
483 "cmp.b $loadaddr $ubootaddr $filesize\0" \
484 "consoledev=ttyS0\0" \
485 "ramdiskaddr=2000000\0" \
486 "ramdiskfile=t4240qds/ramdisk.uboot\0" \
487 "fdtaddr=1e00000\0" \
488 "fdtfile=t4240qds/t4240qds.dtb\0" \
489 "bdev=sda3\0"
490
491#define CONFIG_HVBOOT \
492 "setenv bootargs config-addr=0x60000000; " \
493 "bootm 0x01000000 - 0x00f00000"
494
495#define CONFIG_ALU \
496 "setenv bootargs root=/dev/$bdev rw " \
497 "console=$consoledev,$baudrate $othbootargs;" \
498 "cpu 1 release 0x01000000 - - -;" \
499 "cpu 2 release 0x01000000 - - -;" \
500 "cpu 3 release 0x01000000 - - -;" \
501 "cpu 4 release 0x01000000 - - -;" \
502 "cpu 5 release 0x01000000 - - -;" \
503 "cpu 6 release 0x01000000 - - -;" \
504 "cpu 7 release 0x01000000 - - -;" \
505 "go 0x01000000"
506
507#define CONFIG_LINUX \
508 "setenv bootargs root=/dev/ram rw " \
509 "console=$consoledev,$baudrate $othbootargs;" \
510 "setenv ramdiskaddr 0x02000000;" \
511 "setenv fdtaddr 0x00c00000;" \
512 "setenv loadaddr 0x1000000;" \
513 "bootm $loadaddr $ramdiskaddr $fdtaddr"
514
515#define CONFIG_HDBOOT \
516 "setenv bootargs root=/dev/$bdev rw " \
517 "console=$consoledev,$baudrate $othbootargs;" \
518 "tftp $loadaddr $bootfile;" \
519 "tftp $fdtaddr $fdtfile;" \
520 "bootm $loadaddr - $fdtaddr"
521
522#define CONFIG_NFSBOOTCOMMAND \
523 "setenv bootargs root=/dev/nfs rw " \
524 "nfsroot=$serverip:$rootpath " \
525 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
526 "console=$consoledev,$baudrate $othbootargs;" \
527 "tftp $loadaddr $bootfile;" \
528 "tftp $fdtaddr $fdtfile;" \
529 "bootm $loadaddr - $fdtaddr"
530
531#define CONFIG_RAMBOOTCOMMAND \
532 "setenv bootargs root=/dev/ram rw " \
533 "console=$consoledev,$baudrate $othbootargs;" \
534 "tftp $ramdiskaddr $ramdiskfile;" \
535 "tftp $loadaddr $bootfile;" \
536 "tftp $fdtaddr $fdtfile;" \
537 "bootm $loadaddr $ramdiskaddr $fdtaddr"
538
539#define CONFIG_BOOTCOMMAND CONFIG_LINUX
540
541#include <asm/fsl_secure_boot.h>
542
543#endif
544