1
2
3
4
5
6#ifndef __ASM_ACPI_S3_H__
7#define __ASM_ACPI_S3_H__
8
9#define WAKEUP_BASE 0x600
10
11
12#define WAK_STS (1 << 15)
13#define PCIEXPWAK_STS (1 << 14)
14#define RTC_STS (1 << 10)
15#define SLPBTN_STS (1 << 9)
16#define PWRBTN_STS (1 << 8)
17#define GBL_STS (1 << 5)
18#define BM_STS (1 << 4)
19#define TMR_STS (1 << 0)
20
21
22#define SLP_EN (1 << 13)
23#define SLP_TYP_SHIFT 10
24#define SLP_TYP (7 << SLP_TYP_SHIFT)
25#define SLP_TYP_S0 0
26#define SLP_TYP_S1 1
27#define SLP_TYP_S3 5
28#define SLP_TYP_S4 6
29#define SLP_TYP_S5 7
30
31
32#define S3_RESERVE_SIZE 0x1000
33
34#ifndef __ASSEMBLY__
35
36extern char __wakeup[];
37extern int __wakeup_size;
38
39enum acpi_sleep_state {
40 ACPI_S0,
41 ACPI_S1,
42 ACPI_S2,
43 ACPI_S3,
44 ACPI_S4,
45 ACPI_S5,
46};
47
48
49
50
51
52
53
54static inline char *acpi_ss_string(enum acpi_sleep_state state)
55{
56 char *ss_string[] = { "S0", "S1", "S2", "S3", "S4", "S5"};
57
58 return ss_string[state];
59}
60
61
62
63
64
65
66
67
68static inline enum acpi_sleep_state acpi_sleep_from_pm1(u32 pm1_cnt)
69{
70 switch ((pm1_cnt & SLP_TYP) >> SLP_TYP_SHIFT) {
71 case SLP_TYP_S0:
72 return ACPI_S0;
73 case SLP_TYP_S1:
74 return ACPI_S1;
75 case SLP_TYP_S3:
76 return ACPI_S3;
77 case SLP_TYP_S4:
78 return ACPI_S4;
79 case SLP_TYP_S5:
80 return ACPI_S5;
81 }
82
83 return -EINVAL;
84}
85
86
87
88
89
90
91
92
93
94enum acpi_sleep_state chipset_prev_sleep_state(void);
95
96
97
98
99
100
101
102void chipset_clear_sleep_state(void);
103
104struct acpi_fadt;
105
106
107
108
109
110
111
112
113void acpi_resume(struct acpi_fadt *fadt);
114
115
116
117
118
119
120
121
122
123
124
125
126int acpi_s3_reserve(void);
127
128#endif
129
130#endif
131