1
2
3
4
5
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10
11
12
13#define CONFIG_E300 1
14
15
16
17
18#define CONFIG_SYS_SCCR_TSEC1CM 1
19#define CONFIG_SYS_SCCR_TSEC2CM 1
20#define CONFIG_SYS_SCCR_SATACM SCCR_SATACM_2
21
22
23
24
25#define CONFIG_SYS_SICRH 0x00000000
26#define CONFIG_SYS_SICRL 0x00000000
27
28
29
30
31#define CONFIG_SYS_OBIR 0x31100000
32
33#define CONFIG_HWCONFIG
34
35
36
37
38#define CONFIG_SYS_SDRAM_BASE 0x00000000
39#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05
40#define CONFIG_SYS_83XX_DDR_USES_CS0
41#define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_DHC_EN \
42 | DDRCDR_ODT \
43 | DDRCDR_Q_DRN)
44
45
46#undef CONFIG_DDR_ECC
47#undef CONFIG_DDR_ECC_CMD
48
49#define CONFIG_SPD_EEPROM
50#define CONFIG_NEVER_ASSERT_ODT_TO_CPU
51
52#if defined(CONFIG_SPD_EEPROM)
53#define SPD_EEPROM_ADDRESS 0x51
54#else
55
56
57
58
59
60#define CONFIG_SYS_DDR_SIZE 512
61#define CONFIG_SYS_DDR_CS0_BNDS 0x0000001f
62#define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \
63 | CSCONFIG_ODT_RD_NEVER \
64 | CSCONFIG_ODT_WR_ONLY_CURRENT \
65 | CSCONFIG_ROW_BIT_14 \
66 | CSCONFIG_COL_BIT_10)
67
68#define CONFIG_SYS_DDR_TIMING_3 0x00000000
69#define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \
70 | (0 << TIMING_CFG0_WRT_SHIFT) \
71 | (0 << TIMING_CFG0_RRT_SHIFT) \
72 | (0 << TIMING_CFG0_WWT_SHIFT) \
73 | (6 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \
74 | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \
75 | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \
76 | (2 << TIMING_CFG0_MRS_CYC_SHIFT))
77
78#define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \
79 | (9 << TIMING_CFG1_ACTTOPRE_SHIFT) \
80 | (3 << TIMING_CFG1_ACTTORW_SHIFT) \
81 | (5 << TIMING_CFG1_CASLAT_SHIFT) \
82 | (13 << TIMING_CFG1_REFREC_SHIFT) \
83 | (3 << TIMING_CFG1_WRREC_SHIFT) \
84 | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \
85 | (2 << TIMING_CFG1_WRTORD_SHIFT))
86
87#define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \
88 | (6 << TIMING_CFG2_CPO_SHIFT) \
89 | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \
90 | (4 << TIMING_CFG2_RD_TO_PRE_SHIFT) \
91 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
92 | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \
93 | (8 << TIMING_CFG2_FOUR_ACT_SHIFT))
94
95#define CONFIG_SYS_DDR_INTERVAL ((0x03E0 << SDRAM_INTERVAL_REFINT_SHIFT) \
96 | (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT))
97
98#define CONFIG_SYS_DDR_SDRAM_CFG 0x43000000
99#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000
100#define CONFIG_SYS_DDR_MODE ((0x0448 << SDRAM_MODE_ESD_SHIFT) \
101 | (0x1432 << SDRAM_MODE_SD_SHIFT))
102
103#define CONFIG_SYS_DDR_MODE2 0x00000000
104#endif
105
106
107
108
109#undef CONFIG_SYS_DRAM_TEST
110
111
112
113
114#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
115
116#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
117#define CONFIG_SYS_RAMBOOT
118#else
119#undef CONFIG_SYS_RAMBOOT
120#endif
121
122
123#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
124#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
125
126
127
128
129#define CONFIG_SYS_INIT_RAM_LOCK 1
130#define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000
131#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
132#define CONFIG_SYS_GBL_DATA_OFFSET \
133 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
134
135
136
137
138#define CONFIG_SYS_FLASH_BASE 0xFE000000
139#define CONFIG_SYS_FLASH_SIZE 32
140
141
142#define CONFIG_SYS_MAX_FLASH_BANKS 1
143#define CONFIG_SYS_MAX_FLASH_SECT 256
144
145#undef CONFIG_SYS_FLASH_CHECKSUM
146#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
147#define CONFIG_SYS_FLASH_WRITE_TOUT 500
148
149
150
151
152#define CONFIG_SYS_BCSR 0xF8000000
153
154
155
156
157
158#define CONFIG_SYS_MAX_NAND_DEVICE 1
159#define CONFIG_NAND_FSL_ELBC 1
160
161#define CONFIG_SYS_NAND_BASE 0xE0600000
162
163
164
165
166
167#define CONFIG_SYS_NS16550_SERIAL
168#define CONFIG_SYS_NS16550_REG_SIZE 1
169#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
170
171#define CONFIG_SYS_BAUDRATE_TABLE \
172 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
173
174#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
175#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
176
177
178#define CONFIG_SYS_I2C
179#define CONFIG_SYS_I2C_FSL
180#define CONFIG_SYS_FSL_I2C_SPEED 400000
181#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
182#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
183#define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} }
184
185
186
187
188#define CONFIG_RTC_DS1374
189#define CONFIG_SYS_I2C_RTC_ADDR 0x68
190
191
192
193
194
195#define CONFIG_SYS_PCI_MEM_BASE 0x80000000
196#define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BASE
197#define CONFIG_SYS_PCI_MEM_SIZE 0x10000000
198#define CONFIG_SYS_PCI_MMIO_BASE 0x90000000
199#define CONFIG_SYS_PCI_MMIO_PHYS CONFIG_SYS_PCI_MMIO_BASE
200#define CONFIG_SYS_PCI_MMIO_SIZE 0x10000000
201#define CONFIG_SYS_PCI_IO_BASE 0x00000000
202#define CONFIG_SYS_PCI_IO_PHYS 0xE0300000
203#define CONFIG_SYS_PCI_IO_SIZE 0x100000
204
205#define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE
206#define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000
207#define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000
208
209#define CONFIG_SYS_PCIE1_BASE 0xA0000000
210#define CONFIG_SYS_PCIE1_CFG_BASE 0xA0000000
211#define CONFIG_SYS_PCIE1_CFG_SIZE 0x08000000
212#define CONFIG_SYS_PCIE1_MEM_BASE 0xA8000000
213#define CONFIG_SYS_PCIE1_MEM_PHYS 0xA8000000
214#define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000
215#define CONFIG_SYS_PCIE1_IO_BASE 0x00000000
216#define CONFIG_SYS_PCIE1_IO_PHYS 0xB8000000
217#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
218
219#define CONFIG_SYS_PCIE2_BASE 0xC0000000
220#define CONFIG_SYS_PCIE2_CFG_BASE 0xC0000000
221#define CONFIG_SYS_PCIE2_CFG_SIZE 0x08000000
222#define CONFIG_SYS_PCIE2_MEM_BASE 0xC8000000
223#define CONFIG_SYS_PCIE2_MEM_PHYS 0xC8000000
224#define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000
225#define CONFIG_SYS_PCIE2_IO_BASE 0x00000000
226#define CONFIG_SYS_PCIE2_IO_PHYS 0xD8000000
227#define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000
228
229#ifdef CONFIG_PCI
230#define CONFIG_PCI_INDIRECT_BRIDGE
231#ifndef __ASSEMBLY__
232extern int board_pci_host_broken(void);
233#endif
234#define CONFIG_PCIE
235#define CONFIG_PQ_MDS_PIB 1
236
237#define CONFIG_HAS_FSL_DR_USB 1
238#define CONFIG_USB_EHCI_FSL
239#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
240
241#undef CONFIG_EEPRO100
242#undef CONFIG_PCI_SCAN_SHOW
243#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957
244#endif
245
246
247
248
249#define CONFIG_SYS_TSEC1_OFFSET 0x24000
250#define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
251#define CONFIG_SYS_TSEC2_OFFSET 0x25000
252#define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
253
254
255
256
257#define CONFIG_TSEC1 1
258#define CONFIG_TSEC1_NAME "eTSEC0"
259#define CONFIG_TSEC2 1
260#define CONFIG_TSEC2_NAME "eTSEC1"
261#define TSEC1_PHY_ADDR 2
262#define TSEC2_PHY_ADDR 3
263#define TSEC1_PHY_ADDR_SGMII 8
264#define TSEC2_PHY_ADDR_SGMII 4
265#define TSEC1_PHYIDX 0
266#define TSEC2_PHYIDX 0
267#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
268#define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
269
270
271#define CONFIG_ETHPRIME "eTSEC1"
272
273
274#define CONFIG_FSL_SERDES
275#define CONFIG_FSL_SERDES1 0xe3000
276#define CONFIG_FSL_SERDES2 0xe3100
277
278
279
280
281#define CONFIG_SYS_SATA_MAX_DEVICE 2
282#define CONFIG_SATA1
283#define CONFIG_SYS_SATA1_OFFSET 0x18000
284#define CONFIG_SYS_SATA1 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA1_OFFSET)
285#define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA
286#define CONFIG_SATA2
287#define CONFIG_SYS_SATA2_OFFSET 0x19000
288#define CONFIG_SYS_SATA2 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA2_OFFSET)
289#define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA
290
291#ifdef CONFIG_FSL_SATA
292#define CONFIG_LBA48
293#endif
294
295
296
297
298
299#define CONFIG_LOADS_ECHO 1
300#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
301
302
303
304
305#define CONFIG_BOOTP_BOOTFILESIZE
306
307#undef CONFIG_WATCHDOG
308
309#ifdef CONFIG_MMC
310#define CONFIG_FSL_ESDHC_PIN_MUX
311#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR
312#endif
313
314
315
316
317#define CONFIG_SYS_LOAD_ADDR 0x2000000
318
319
320
321
322
323
324#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
325#define CONFIG_SYS_BOOTM_LEN (64 << 20)
326
327#if defined(CONFIG_CMD_KGDB)
328#define CONFIG_KGDB_BAUDRATE 230400
329#endif
330
331
332
333
334
335#define CONFIG_ENV_OVERWRITE
336
337#if defined(CONFIG_TSEC_ENET)
338#define CONFIG_HAS_ETH0
339#define CONFIG_HAS_ETH1
340#endif
341
342#define CONFIG_LOADADDR 800000
343
344#define CONFIG_EXTRA_ENV_SETTINGS \
345 "netdev=eth0\0" \
346 "consoledev=ttyS0\0" \
347 "ramdiskaddr=1000000\0" \
348 "ramdiskfile=ramfs.83xx\0" \
349 "fdtaddr=780000\0" \
350 "fdtfile=mpc8379_mds.dtb\0" \
351 ""
352
353#define CONFIG_NFSBOOTCOMMAND \
354 "setenv bootargs root=/dev/nfs rw " \
355 "nfsroot=$serverip:$rootpath " \
356 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \
357 "$netdev:off " \
358 "console=$consoledev,$baudrate $othbootargs;" \
359 "tftp $loadaddr $bootfile;" \
360 "tftp $fdtaddr $fdtfile;" \
361 "bootm $loadaddr - $fdtaddr"
362
363#define CONFIG_RAMBOOTCOMMAND \
364 "setenv bootargs root=/dev/ram rw " \
365 "console=$consoledev,$baudrate $othbootargs;" \
366 "tftp $ramdiskaddr $ramdiskfile;" \
367 "tftp $loadaddr $bootfile;" \
368 "tftp $fdtaddr $fdtfile;" \
369 "bootm $loadaddr $ramdiskaddr $fdtaddr"
370
371#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
372
373#endif
374