1
2
3
4
5
6
7
8
9
10
11
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
16#include <asm/hardware.h>
17#include <linux/sizes.h>
18
19
20
21
22
23
24
25
26#define CONFIG_ATMEL_LEGACY
27
28
29#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
30#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000
31
32#define CONFIG_CMDLINE_TAG
33#define CONFIG_SETUP_MEMORY_TAGS
34#define CONFIG_INITRD_TAG
35#define CONFIG_SKIP_LOWLEVEL_INIT_ONLY
36
37
38#define CONFIG_ATMEL_LEGACY
39#define CONFIG_AT91_GPIO_PULLUP 1
40
41
42#define CONFIG_USART_BASE ATMEL_BASE_DBGU
43#define CONFIG_USART_ID ATMEL_ID_SYS
44
45
46#define CONFIG_AT91_LED
47#define CONFIG_RED_LED AT91_PIN_PD31
48#define CONFIG_GREEN_LED AT91_PIN_PD0
49
50
51
52
53
54#define CONFIG_BOOTP_BOOTFILESIZE
55
56
57#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6
58#define CONFIG_SYS_SDRAM_SIZE 0x08000000
59
60#define CONFIG_SYS_INIT_SP_ADDR \
61 (CONFIG_SYS_SDRAM_BASE + SZ_32K - GENERATED_GBL_DATA_SIZE)
62
63
64#ifdef CONFIG_CMD_NAND
65#define CONFIG_SYS_MAX_NAND_DEVICE 1
66#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
67#define CONFIG_SYS_NAND_DBW_8
68
69#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
70
71#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
72#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
73#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8
74#define CONFIG_SYS_NAND_DRIVER_ECC_LAYOUT
75#endif
76
77
78#define CONFIG_MACB
79#define CONFIG_RMII
80#define CONFIG_NET_RETRY_COUNT 20
81#define CONFIG_AT91_WANTS_COMMON_PHY
82
83
84#define CONFIG_SYS_DFU_DATA_BUF_SIZE (SZ_1M)
85#define DFU_MANIFEST_POLL_TIMEOUT 25000
86
87#define CONFIG_SYS_LOAD_ADDR ATMEL_BASE_CS6
88
89
90
91#define CONFIG_BOOTCOMMAND \
92 "nand read 0x70000000 0x200000 0x300000;" \
93 "bootm 0x70000000"
94
95
96
97
98#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + \
99 SZ_4M, 0x1000)
100
101
102#define CONFIG_SPL_MAX_SIZE (12 * SZ_1K)
103#define CONFIG_SPL_STACK (SZ_16K)
104
105#define CONFIG_SPL_BSS_START_ADDR CONFIG_SPL_MAX_SIZE
106#define CONFIG_SPL_BSS_MAX_SIZE (SZ_2K)
107
108#define CONFIG_SPL_NAND_RAW_ONLY
109#define CONFIG_SPL_NAND_SOFTECC
110#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
111#define CONFIG_SYS_NAND_U_BOOT_SIZE 0x80000
112#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
113#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
114#define CONFIG_SYS_NAND_5_ADDR_CYCLE
115
116#define CONFIG_SYS_NAND_PAGE_SIZE SZ_2K
117#define CONFIG_SYS_NAND_BLOCK_SIZE (SZ_128K)
118#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
119 CONFIG_SYS_NAND_PAGE_SIZE)
120#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
121#define CONFIG_SYS_NAND_ECCSIZE 256
122#define CONFIG_SYS_NAND_ECCBYTES 3
123#define CONFIG_SYS_NAND_OOBSIZE 64
124#define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
125 48, 49, 50, 51, 52, 53, 54, 55, \
126 56, 57, 58, 59, 60, 61, 62, 63, }
127
128#define CONFIG_SPL_ATMEL_SIZE
129#define CONFIG_SYS_MASTER_CLOCK 132096000
130#define AT91_PLL_LOCK_TIMEOUT 1000000
131#define CONFIG_SYS_AT91_PLLA 0x20c73f03
132#define CONFIG_SYS_MCKR 0x1301
133#define CONFIG_SYS_MCKR_CSS 0x1302
134
135#define CONFIG_SPL_PAD_TO CONFIG_SYS_NAND_U_BOOT_OFFS
136#define CONFIG_SYS_SPL_LEN CONFIG_SPL_PAD_TO
137
138#endif
139