1
2
3
4
5
6
7
8#ifndef __CPU_LEGACY_H
9#define __CPU_LEGACY_H
10
11#include <linux/types.h>
12
13
14
15
16
17
18int cpu_status(u32 nr);
19int cpu_reset(u32 nr);
20int cpu_disable(u32 nr);
21int cpu_release(u32 nr, int argc, char *const argv[]);
22
23static inline int cpumask_next(int cpu, unsigned int mask)
24{
25 for (cpu++; !((1 << cpu) & mask); cpu++)
26 ;
27
28 return cpu;
29}
30
31#define for_each_cpu(iter, cpu, num_cpus, mask) \
32 for (iter = 0, cpu = cpumask_next(-1, mask); \
33 iter < num_cpus; \
34 iter++, cpu = cpumask_next(cpu, mask)) \
35
36int cpu_numcores(void);
37int cpu_num_dspcores(void);
38u32 cpu_mask(void);
39u32 cpu_dsp_mask(void);
40int is_core_valid(unsigned int core);
41
42
43
44
45
46
47
48
49
50int checkcpu(void);
51
52void smp_set_core_boot_addr(unsigned long addr, int corenr);
53void smp_kick_all_cpus(void);
54
55int icache_status(void);
56void icache_enable(void);
57void icache_disable(void);
58int dcache_status(void);
59void dcache_enable(void);
60void dcache_disable(void);
61void mmu_disable(void);
62
63
64void enable_caches(void);
65void flush_cache(unsigned long addr, unsigned long size);
66void flush_dcache_all(void);
67void flush_dcache_range(unsigned long start, unsigned long stop);
68void invalidate_dcache_range(unsigned long start, unsigned long stop);
69void invalidate_dcache_all(void);
70void invalidate_icache_all(void);
71
72enum {
73
74 CBL_DISABLE_CACHES = 1 << 0,
75 CBL_SHOW_BOOTSTAGE_REPORT = 1 << 1,
76
77 CBL_ALL = 3,
78};
79
80
81
82
83
84
85int cleanup_before_linux_select(int flags);
86
87void reset_cpu(void);
88
89#endif
90