1
2
3
4
5
6#ifndef __DRIVERS_PINCTRL_ROCKCHIP_H
7#define __DRIVERS_PINCTRL_ROCKCHIP_H
8
9#include <linux/bitops.h>
10#include <linux/types.h>
11
12#define RK_GENMASK_VAL(h, l, v) \
13 (GENMASK(((h) + 16), ((l) + 16)) | (((v) << (l)) & GENMASK((h), (l))))
14
15
16
17
18#define IOMUX_GPIO_ONLY BIT(0)
19#define IOMUX_WIDTH_4BIT BIT(1)
20#define IOMUX_SOURCE_PMU BIT(2)
21#define IOMUX_UNROUTED BIT(3)
22#define IOMUX_WIDTH_3BIT BIT(4)
23#define IOMUX_8WIDTH_2BIT BIT(5)
24#define IOMUX_L_SOURCE_PMU BIT(6)
25
26
27
28
29#define ROCKCHIP_PULL_BITS_PER_PIN 2
30#define ROCKCHIP_PULL_PINS_PER_REG 8
31#define ROCKCHIP_PULL_BANK_STRIDE 16
32#define ROCKCHIP_DRV_BITS_PER_PIN 2
33#define ROCKCHIP_DRV_PINS_PER_REG 8
34#define ROCKCHIP_DRV_BANK_STRIDE 16
35#define ROCKCHIP_DRV_3BITS_PER_PIN 3
36
37
38
39
40
41
42
43struct rockchip_iomux {
44 int type;
45 int offset;
46};
47
48
49
50
51enum rockchip_pin_drv_type {
52 DRV_TYPE_IO_DEFAULT = 0,
53 DRV_TYPE_IO_1V8_OR_3V0,
54 DRV_TYPE_IO_1V8_ONLY,
55 DRV_TYPE_IO_1V8_3V0_AUTO,
56 DRV_TYPE_IO_3V3_ONLY,
57 DRV_TYPE_MAX
58};
59
60
61
62
63enum rockchip_pin_pull_type {
64 PULL_TYPE_IO_DEFAULT = 0,
65 PULL_TYPE_IO_1V8_ONLY,
66 PULL_TYPE_MAX
67};
68
69
70
71
72
73
74
75
76
77enum rockchip_pin_route_type {
78 ROUTE_TYPE_DEFAULT = 0,
79 ROUTE_TYPE_TOPGRF = 1,
80 ROUTE_TYPE_PMUGRF = 2,
81
82 ROUTE_TYPE_INVALID = -1,
83};
84
85
86
87
88
89
90
91
92
93struct rockchip_drv {
94 enum rockchip_pin_drv_type drv_type;
95 int offset;
96};
97
98
99
100
101
102
103
104
105
106
107
108
109
110struct rockchip_pin_bank {
111 struct rockchip_pinctrl_priv *priv;
112 u32 pin_base;
113 u8 nr_pins;
114 char *name;
115 u8 bank_num;
116 struct rockchip_iomux iomux[4];
117 struct rockchip_drv drv[4];
118 enum rockchip_pin_pull_type pull_type[4];
119 u32 recalced_mask;
120 u32 route_mask;
121};
122
123#define PIN_BANK(id, pins, label) \
124 { \
125 .bank_num = id, \
126 .nr_pins = pins, \
127 .name = label, \
128 .iomux = { \
129 { .offset = -1 }, \
130 { .offset = -1 }, \
131 { .offset = -1 }, \
132 { .offset = -1 }, \
133 }, \
134 }
135
136#define PIN_BANK_IOMUX_FLAGS(id, pins, label, iom0, iom1, iom2, iom3) \
137 { \
138 .bank_num = id, \
139 .nr_pins = pins, \
140 .name = label, \
141 .iomux = { \
142 { .type = iom0, .offset = -1 }, \
143 { .type = iom1, .offset = -1 }, \
144 { .type = iom2, .offset = -1 }, \
145 { .type = iom3, .offset = -1 }, \
146 }, \
147 }
148
149#define PIN_BANK_IOMUX_FLAGS_OFFSET(id, pins, label, iom0, iom1, iom2, \
150 iom3, offset0, offset1, offset2, \
151 offset3) \
152 { \
153 .bank_num = id, \
154 .nr_pins = pins, \
155 .name = label, \
156 .iomux = { \
157 { .type = iom0, .offset = offset0 }, \
158 { .type = iom1, .offset = offset1 }, \
159 { .type = iom2, .offset = offset2 }, \
160 { .type = iom3, .offset = offset3 }, \
161 }, \
162 }
163
164#define PIN_BANK_DRV_FLAGS(id, pins, label, type0, type1, type2, type3) \
165 { \
166 .bank_num = id, \
167 .nr_pins = pins, \
168 .name = label, \
169 .iomux = { \
170 { .offset = -1 }, \
171 { .offset = -1 }, \
172 { .offset = -1 }, \
173 { .offset = -1 }, \
174 }, \
175 .drv = { \
176 { .drv_type = type0, .offset = -1 }, \
177 { .drv_type = type1, .offset = -1 }, \
178 { .drv_type = type2, .offset = -1 }, \
179 { .drv_type = type3, .offset = -1 }, \
180 }, \
181 }
182
183#define PIN_BANK_DRV_FLAGS_PULL_FLAGS(id, pins, label, drv0, drv1, \
184 drv2, drv3, pull0, pull1, \
185 pull2, pull3) \
186 { \
187 .bank_num = id, \
188 .nr_pins = pins, \
189 .name = label, \
190 .iomux = { \
191 { .offset = -1 }, \
192 { .offset = -1 }, \
193 { .offset = -1 }, \
194 { .offset = -1 }, \
195 }, \
196 .drv = { \
197 { .drv_type = drv0, .offset = -1 }, \
198 { .drv_type = drv1, .offset = -1 }, \
199 { .drv_type = drv2, .offset = -1 }, \
200 { .drv_type = drv3, .offset = -1 }, \
201 }, \
202 .pull_type[0] = pull0, \
203 .pull_type[1] = pull1, \
204 .pull_type[2] = pull2, \
205 .pull_type[3] = pull3, \
206 }
207
208#define PIN_BANK_IOMUX_DRV_FLAGS_OFFSET(id, pins, label, iom0, iom1, \
209 iom2, iom3, drv0, drv1, drv2, \
210 drv3, offset0, offset1, \
211 offset2, offset3) \
212 { \
213 .bank_num = id, \
214 .nr_pins = pins, \
215 .name = label, \
216 .iomux = { \
217 { .type = iom0, .offset = -1 }, \
218 { .type = iom1, .offset = -1 }, \
219 { .type = iom2, .offset = -1 }, \
220 { .type = iom3, .offset = -1 }, \
221 }, \
222 .drv = { \
223 { .drv_type = drv0, .offset = offset0 }, \
224 { .drv_type = drv1, .offset = offset1 }, \
225 { .drv_type = drv2, .offset = offset2 }, \
226 { .drv_type = drv3, .offset = offset3 }, \
227 }, \
228 }
229
230#define PIN_BANK_IOMUX_FLAGS_DRV_FLAGS_OFFSET_PULL_FLAGS(id, pins, \
231 label, iom0, iom1, iom2, \
232 iom3, drv0, drv1, drv2, \
233 drv3, offset0, offset1, \
234 offset2, offset3, pull0, \
235 pull1, pull2, pull3) \
236 { \
237 .bank_num = id, \
238 .nr_pins = pins, \
239 .name = label, \
240 .iomux = { \
241 { .type = iom0, .offset = -1 }, \
242 { .type = iom1, .offset = -1 }, \
243 { .type = iom2, .offset = -1 }, \
244 { .type = iom3, .offset = -1 }, \
245 }, \
246 .drv = { \
247 { .drv_type = drv0, .offset = offset0 }, \
248 { .drv_type = drv1, .offset = offset1 }, \
249 { .drv_type = drv2, .offset = offset2 }, \
250 { .drv_type = drv3, .offset = offset3 }, \
251 }, \
252 .pull_type[0] = pull0, \
253 .pull_type[1] = pull1, \
254 .pull_type[2] = pull2, \
255 .pull_type[3] = pull3, \
256 }
257
258#define PIN_BANK_MUX_ROUTE_FLAGS(ID, PIN, FUNC, REG, VAL, FLAG) \
259 { \
260 .bank_num = ID, \
261 .pin = PIN, \
262 .func = FUNC, \
263 .route_offset = REG, \
264 .route_val = VAL, \
265 .route_type = FLAG, \
266 }
267
268#define MR_DEFAULT(ID, PIN, FUNC, REG, VAL) \
269 PIN_BANK_MUX_ROUTE_FLAGS(ID, PIN, FUNC, REG, VAL, ROUTE_TYPE_DEFAULT)
270
271#define MR_TOPGRF(ID, PIN, FUNC, REG, VAL) \
272 PIN_BANK_MUX_ROUTE_FLAGS(ID, PIN, FUNC, REG, VAL, ROUTE_TYPE_TOPGRF)
273
274#define MR_PMUGRF(ID, PIN, FUNC, REG, VAL) \
275 PIN_BANK_MUX_ROUTE_FLAGS(ID, PIN, FUNC, REG, VAL, ROUTE_TYPE_PMUGRF)
276
277
278
279
280
281
282
283
284
285struct rockchip_mux_recalced_data {
286 u8 num;
287 u8 pin;
288 u32 reg;
289 u8 bit;
290 u8 mask;
291};
292
293
294
295
296
297
298
299
300
301
302struct rockchip_mux_route_data {
303 u8 bank_num;
304 u8 pin;
305 u8 func;
306 enum rockchip_pin_route_type route_type : 8;
307 u32 route_offset;
308 u32 route_val;
309};
310
311
312
313struct rockchip_pin_ctrl {
314 struct rockchip_pin_bank *pin_banks;
315 u32 nr_banks;
316 u32 nr_pins;
317 int grf_mux_offset;
318 int pmu_mux_offset;
319 int grf_drv_offset;
320 int pmu_drv_offset;
321 struct rockchip_mux_recalced_data *iomux_recalced;
322 u32 niomux_recalced;
323 struct rockchip_mux_route_data *iomux_routes;
324 u32 niomux_routes;
325
326 int (*set_mux)(struct rockchip_pin_bank *bank,
327 int pin, int mux);
328 int (*set_pull)(struct rockchip_pin_bank *bank,
329 int pin_num, int pull);
330 int (*set_drive)(struct rockchip_pin_bank *bank,
331 int pin_num, int strength);
332 int (*set_schmitt)(struct rockchip_pin_bank *bank,
333 int pin_num, int enable);
334};
335
336
337
338struct rockchip_pinctrl_priv {
339 struct rockchip_pin_ctrl *ctrl;
340 struct regmap *regmap_base;
341 struct regmap *regmap_pmu;
342};
343
344extern const struct pinctrl_ops rockchip_pinctrl_ops;
345int rockchip_pinctrl_probe(struct udevice *dev);
346void rockchip_get_recalced_mux(struct rockchip_pin_bank *bank, int pin,
347 int *reg, u8 *bit, int *mask);
348int rockchip_get_mux_data(int mux_type, int pin, u8 *bit, int *mask);
349int rockchip_translate_drive_value(int type, int strength);
350int rockchip_translate_pull_value(int type, int pull);
351
352#endif
353