1
2
3
4
5
6
7
8
9
10
11
12#ifndef __LINUX_CDNS3_GADGET
13#define __LINUX_CDNS3_GADGET
14#include <linux/bitops.h>
15#include <linux/usb/gadget.h>
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71struct cdns3_usb_regs {
72 __le32 usb_conf;
73 __le32 usb_sts;
74 __le32 usb_cmd;
75 __le32 usb_itpn;
76 __le32 usb_lpm;
77 __le32 usb_ien;
78 __le32 usb_ists;
79 __le32 ep_sel;
80 __le32 ep_traddr;
81 __le32 ep_cfg;
82 __le32 ep_cmd;
83 __le32 ep_sts;
84 __le32 ep_sts_sid;
85 __le32 ep_sts_en;
86 __le32 drbl;
87 __le32 ep_ien;
88 __le32 ep_ists;
89 __le32 usb_pwr;
90 __le32 usb_conf2;
91 __le32 usb_cap1;
92 __le32 usb_cap2;
93 __le32 usb_cap3;
94 __le32 usb_cap4;
95 __le32 usb_cap5;
96 __le32 usb_cap6;
97 __le32 usb_cpkt1;
98 __le32 usb_cpkt2;
99 __le32 usb_cpkt3;
100 __le32 ep_dma_ext_addr;
101 __le32 buf_addr;
102 __le32 buf_data;
103 __le32 buf_ctrl;
104 __le32 dtrans;
105 __le32 tdl_from_trb;
106 __le32 tdl_beh;
107 __le32 ep_tdl;
108 __le32 tdl_beh2;
109 __le32 dma_adv_td;
110 __le32 reserved1[26];
111 __le32 cfg_reg1;
112 __le32 dbg_link1;
113 __le32 dbg_link2;
114 __le32 cfg_regs[74];
115 __le32 reserved2[51];
116 __le32 dma_axi_ctrl;
117 __le32 dma_axi_id;
118 __le32 dma_axi_cap;
119 __le32 dma_axi_ctrl0;
120 __le32 dma_axi_ctrl1;
121};
122
123
124
125#define USB_CONF_CFGRST BIT(0)
126
127#define USB_CONF_CFGSET BIT(1)
128
129#define USB_CONF_USB3DIS BIT(3)
130
131#define USB_CONF_USB2DIS BIT(4)
132
133#define USB_CONF_LENDIAN BIT(5)
134
135
136
137
138
139#define USB_CONF_BENDIAN BIT(6)
140
141#define USB_CONF_SWRST BIT(7)
142
143#define USB_CONF_DSING BIT(8)
144
145#define USB_CONF_DMULT BIT(9)
146
147#define USB_CONF_DMAOFFEN BIT(10)
148
149#define USB_CONF_DMAOFFDS BIT(11)
150
151#define USB_CONF_CFORCE_FS BIT(12)
152
153#define USB_CONF_SFORCE_FS BIT(13)
154
155#define USB_CONF_DEVEN BIT(14)
156
157#define USB_CONF_DEVDS BIT(15)
158
159#define USB_CONF_L1EN BIT(16)
160
161#define USB_CONF_L1DS BIT(17)
162
163#define USB_CONF_CLK2OFFEN BIT(18)
164
165#define USB_CONF_CLK2OFFDS BIT(19)
166
167#define USB_CONF_LGO_L0 BIT(20)
168
169#define USB_CONF_CLK3OFFEN BIT(21)
170
171#define USB_CONF_CLK3OFFDS BIT(22)
172
173
174#define USB_CONF_U1EN BIT(24)
175
176#define USB_CONF_U1DS BIT(25)
177
178#define USB_CONF_U2EN BIT(26)
179
180#define USB_CONF_U2DS BIT(27)
181
182#define USB_CONF_LGO_U0 BIT(28)
183
184#define USB_CONF_LGO_U1 BIT(29)
185
186#define USB_CONF_LGO_U2 BIT(30)
187
188#define USB_CONF_LGO_SSINACT BIT(31)
189
190
191
192
193
194
195
196#define USB_STS_CFGSTS_MASK BIT(0)
197#define USB_STS_CFGSTS(p) ((p) & USB_STS_CFGSTS_MASK)
198
199
200
201
202
203#define USB_STS_OV_MASK BIT(1)
204#define USB_STS_OV(p) ((p) & USB_STS_OV_MASK)
205
206
207
208
209
210#define USB_STS_USB3CONS_MASK BIT(2)
211#define USB_STS_USB3CONS(p) ((p) & USB_STS_USB3CONS_MASK)
212
213
214
215
216
217
218#define USB_STS_DTRANS_MASK BIT(3)
219#define USB_STS_DTRANS(p) ((p) & USB_STS_DTRANS_MASK)
220
221
222
223
224
225
226
227
228#define USB_STS_USBSPEED_MASK GENMASK(6, 4)
229#define USB_STS_USBSPEED(p) (((p) & USB_STS_USBSPEED_MASK) >> 4)
230#define USB_STS_LS (0x1 << 4)
231#define USB_STS_FS (0x2 << 4)
232#define USB_STS_HS (0x3 << 4)
233#define USB_STS_SS (0x4 << 4)
234#define DEV_UNDEFSPEED(p) (((p) & USB_STS_USBSPEED_MASK) == (0x0 << 4))
235#define DEV_LOWSPEED(p) (((p) & USB_STS_USBSPEED_MASK) == USB_STS_LS)
236#define DEV_FULLSPEED(p) (((p) & USB_STS_USBSPEED_MASK) == USB_STS_FS)
237#define DEV_HIGHSPEED(p) (((p) & USB_STS_USBSPEED_MASK) == USB_STS_HS)
238#define DEV_SUPERSPEED(p) (((p) & USB_STS_USBSPEED_MASK) == USB_STS_SS)
239
240
241
242
243
244#define USB_STS_ENDIAN_MASK BIT(7)
245#define USB_STS_ENDIAN(p) ((p) & USB_STS_ENDIAN_MASK)
246
247
248
249
250
251
252#define USB_STS_CLK2OFF_MASK BIT(8)
253#define USB_STS_CLK2OFF(p) ((p) & USB_STS_CLK2OFF_MASK)
254
255
256
257
258
259
260#define USB_STS_CLK3OFF_MASK BIT(9)
261#define USB_STS_CLK3OFF(p) ((p) & USB_STS_CLK3OFF_MASK)
262
263
264
265
266
267#define USB_STS_IN_RST_MASK BIT(10)
268#define USB_STS_IN_RST(p) ((p) & USB_STS_IN_RST_MASK)
269
270
271
272
273
274
275#define USB_STS_TDL_TRB_ENABLED BIT(11)
276
277
278
279
280
281#define USB_STS_DEVS_MASK BIT(14)
282#define USB_STS_DEVS(p) ((p) & USB_STS_DEVS_MASK)
283
284
285
286
287
288#define USB_STS_ADDRESSED_MASK BIT(15)
289#define USB_STS_ADDRESSED(p) ((p) & USB_STS_ADDRESSED_MASK)
290
291
292
293
294
295#define USB_STS_L1ENS_MASK BIT(16)
296#define USB_STS_L1ENS(p) ((p) & USB_STS_L1ENS_MASK)
297
298
299
300
301
302#define USB_STS_VBUSS_MASK BIT(17)
303#define USB_STS_VBUSS(p) ((p) & USB_STS_VBUSS_MASK)
304
305
306
307
308
309
310
311#define USB_STS_LPMST_MASK GENMASK(19, 18)
312#define DEV_L0_STATE(p) (((p) & USB_STS_LPMST_MASK) == (0x0 << 18))
313#define DEV_L1_STATE(p) (((p) & USB_STS_LPMST_MASK) == (0x1 << 18))
314#define DEV_L2_STATE(p) (((p) & USB_STS_LPMST_MASK) == (0x2 << 18))
315#define DEV_L3_STATE(p) (((p) & USB_STS_LPMST_MASK) == (0x3 << 18))
316
317
318
319
320
321#define USB_STS_USB2CONS_MASK BIT(20)
322#define USB_STS_USB2CONS(p) ((p) & USB_STS_USB2CONS_MASK)
323
324
325
326
327
328#define USB_STS_DISABLE_HS_MASK BIT(21)
329#define USB_STS_DISABLE_HS(p) ((p) & USB_STS_DISABLE_HS_MASK)
330
331
332
333
334
335#define USB_STS_U1ENS_MASK BIT(24)
336#define USB_STS_U1ENS(p) ((p) & USB_STS_U1ENS_MASK)
337
338
339
340
341
342#define USB_STS_U2ENS_MASK BIT(25)
343#define USB_STS_U2ENS(p) ((p) & USB_STS_U2ENS_MASK)
344
345
346
347
348#define USB_STS_LST_MASK GENMASK(29, 26)
349#define DEV_LST_U0 (((p) & USB_STS_LST_MASK) == (0x0 << 26))
350#define DEV_LST_U1 (((p) & USB_STS_LST_MASK) == (0x1 << 26))
351#define DEV_LST_U2 (((p) & USB_STS_LST_MASK) == (0x2 << 26))
352#define DEV_LST_U3 (((p) & USB_STS_LST_MASK) == (0x3 << 26))
353#define DEV_LST_DISABLED (((p) & USB_STS_LST_MASK) == (0x4 << 26))
354#define DEV_LST_RXDETECT (((p) & USB_STS_LST_MASK) == (0x5 << 26))
355#define DEV_LST_INACTIVE (((p) & USB_STS_LST_MASK) == (0x6 << 26))
356#define DEV_LST_POLLING (((p) & USB_STS_LST_MASK) == (0x7 << 26))
357#define DEV_LST_RECOVERY (((p) & USB_STS_LST_MASK) == (0x8 << 26))
358#define DEV_LST_HOT_RESET (((p) & USB_STS_LST_MASK) == (0x9 << 26))
359#define DEV_LST_COMP_MODE (((p) & USB_STS_LST_MASK) == (0xa << 26))
360#define DEV_LST_LB_STATE (((p) & USB_STS_LST_MASK) == (0xb << 26))
361
362
363
364
365
366#define USB_STS_DMAOFF_MASK BIT(30)
367#define USB_STS_DMAOFF(p) ((p) & USB_STS_DMAOFF_MASK)
368
369
370
371
372
373#define USB_STS_ENDIAN2_MASK BIT(31)
374#define USB_STS_ENDIAN2(p) ((p) & USB_STS_ENDIAN2_MASK)
375
376
377
378#define USB_CMD_SET_ADDR BIT(0)
379
380
381
382
383
384
385
386#define USB_CMD_FADDR_MASK GENMASK(7, 1)
387#define USB_CMD_FADDR(p) (((p) << 1) & USB_CMD_FADDR_MASK)
388
389#define USB_CMD_SDNFW BIT(8)
390
391#define USB_CMD_STMODE BIT(9)
392
393#define USB_STS_TMODE_SEL_MASK GENMASK(11, 10)
394#define USB_STS_TMODE_SEL(p) (((p) << 10) & USB_STS_TMODE_SEL_MASK)
395
396
397
398
399#define USB_CMD_SDNLTM BIT(12)
400
401#define USB_CMD_SPKT BIT(13)
402
403#define USB_CMD_DNFW_INT_MASK GENMASK(23, 16)
404#define USB_STS_DNFW_INT(p) (((p) << 16) & USB_CMD_DNFW_INT_MASK)
405
406
407
408
409#define USB_CMD_DNLTM_BELT_MASK GENMASK(27, 16)
410#define USB_STS_DNLTM_BELT(p) (((p) << 16) & USB_CMD_DNLTM_BELT_MASK)
411
412
413
414
415
416
417
418#define USB_ITPN_MASK GENMASK(13, 0)
419#define USB_ITPN(p) ((p) & USB_ITPN_MASK)
420
421
422
423#define USB_LPM_HIRD_MASK GENMASK(3, 0)
424#define USB_LPM_HIRD(p) ((p) & USB_LPM_HIRD_MASK)
425
426#define USB_LPM_BRW BIT(4)
427
428
429
430#define USB_IEN_CONIEN BIT(0)
431
432#define USB_IEN_DISIEN BIT(1)
433
434#define USB_IEN_UWRESIEN BIT(2)
435
436#define USB_IEN_UHRESIEN BIT(3)
437
438#define USB_IEN_U3ENTIEN BIT(4)
439
440#define USB_IEN_U3EXTIEN BIT(5)
441
442#define USB_IEN_U2ENTIEN BIT(6)
443
444#define USB_IEN_U2EXTIEN BIT(7)
445
446#define USB_IEN_U1ENTIEN BIT(8)
447
448#define USB_IEN_U1EXTIEN BIT(9)
449
450#define USB_IEN_ITPIEN BIT(10)
451
452#define USB_IEN_WAKEIEN BIT(11)
453
454#define USB_IEN_SPKTIEN BIT(12)
455
456#define USB_IEN_CON2IEN BIT(16)
457
458#define USB_IEN_DIS2IEN BIT(17)
459
460#define USB_IEN_U2RESIEN BIT(18)
461
462#define USB_IEN_L2ENTIEN BIT(20)
463
464#define USB_IEN_L2EXTIEN BIT(21)
465
466#define USB_IEN_L1ENTIEN BIT(24)
467
468#define USB_IEN_L1EXTIEN BIT(25)
469
470#define USB_IEN_CFGRESIEN BIT(26)
471
472#define USB_IEN_UWRESSIEN BIT(28)
473
474#define USB_IEN_UWRESEIEN BIT(29)
475
476#define USB_IEN_INIT (USB_IEN_U2RESIEN | USB_ISTS_DIS2I | USB_IEN_CON2IEN \
477 | USB_IEN_UHRESIEN | USB_IEN_UWRESIEN | USB_IEN_DISIEN \
478 | USB_IEN_CONIEN | USB_IEN_U3EXTIEN | USB_IEN_L2ENTIEN \
479 | USB_IEN_L2EXTIEN | USB_IEN_L1ENTIEN | USB_IEN_U3ENTIEN)
480
481
482
483#define USB_ISTS_CONI BIT(0)
484
485#define USB_ISTS_DISI BIT(1)
486
487#define USB_ISTS_UWRESI BIT(2)
488
489#define USB_ISTS_UHRESI BIT(3)
490
491#define USB_ISTS_U3ENTI BIT(4)
492
493#define USB_ISTS_U3EXTI BIT(5)
494
495#define USB_ISTS_U2ENTI BIT(6)
496
497#define USB_ISTS_U2EXTI BIT(7)
498
499#define USB_ISTS_U1ENTI BIT(8)
500
501#define USB_ISTS_U1EXTI BIT(9)
502
503#define USB_ISTS_ITPI BIT(10)
504
505#define USB_ISTS_WAKEI BIT(11)
506
507#define USB_ISTS_SPKTI BIT(12)
508
509#define USB_ISTS_CON2I BIT(16)
510
511#define USB_ISTS_DIS2I BIT(17)
512
513#define USB_ISTS_U2RESI BIT(18)
514
515#define USB_ISTS_L2ENTI BIT(20)
516
517#define USB_ISTS_L2EXTI BIT(21)
518
519#define USB_ISTS_L1ENTI BIT(24)
520
521#define USB_ISTS_L1EXTI BIT(25)
522
523#define USB_ISTS_CFGRESI BIT(26)
524
525#define USB_ISTS_UWRESSI BIT(28)
526
527#define USB_ISTS_UWRESEI BIT(29)
528
529
530#define EP_SEL_EPNO_MASK GENMASK(3, 0)
531
532#define EP_SEL_EPNO(p) ((p) & EP_SEL_EPNO_MASK)
533
534#define EP_SEL_DIR BIT(7)
535
536#define select_ep_in(nr) (EP_SEL_EPNO(p) | EP_SEL_DIR)
537#define select_ep_out (EP_SEL_EPNO(p))
538
539
540
541#define EP_TRADDR_TRADDR(p) ((p))
542
543
544
545#define EP_CFG_ENABLE BIT(0)
546
547
548
549
550
551
552#define EP_CFG_EPTYPE_MASK GENMASK(2, 1)
553#define EP_CFG_EPTYPE(p) (((p) << 1) & EP_CFG_EPTYPE_MASK)
554
555#define EP_CFG_STREAM_EN BIT(3)
556
557#define EP_CFG_TDL_CHK BIT(4)
558
559#define EP_CFG_SID_CHK BIT(5)
560
561#define EP_CFG_EPENDIAN BIT(7)
562
563#define EP_CFG_MAXBURST_MASK GENMASK(11, 8)
564#define EP_CFG_MAXBURST(p) (((p) << 8) & EP_CFG_MAXBURST_MASK)
565
566#define EP_CFG_MULT_MASK GENMASK(15, 14)
567#define EP_CFG_MULT(p) (((p) << 14) & EP_CFG_MULT_MASK)
568
569#define EP_CFG_MAXPKTSIZE_MASK GENMASK(26, 16)
570#define EP_CFG_MAXPKTSIZE(p) (((p) << 16) & EP_CFG_MAXPKTSIZE_MASK)
571
572#define EP_CFG_BUFFERING_MASK GENMASK(31, 27)
573#define EP_CFG_BUFFERING(p) (((p) << 27) & EP_CFG_BUFFERING_MASK)
574
575
576
577#define EP_CMD_EPRST BIT(0)
578
579#define EP_CMD_SSTALL BIT(1)
580
581#define EP_CMD_CSTALL BIT(2)
582
583#define EP_CMD_ERDY BIT(3)
584
585#define EP_CMD_REQ_CMPL BIT(5)
586
587#define EP_CMD_DRDY BIT(6)
588
589#define EP_CMD_DFLUSH BIT(7)
590
591
592
593
594
595#define EP_CMD_STDL BIT(8)
596
597
598
599
600#define EP_CMD_TDL_MASK GENMASK(15, 9)
601#define EP_CMD_TDL_SET(p) (((p) << 9) & EP_CMD_TDL_MASK)
602#define EP_CMD_TDL_GET(p) (((p) & EP_CMD_TDL_MASK) >> 9)
603
604
605#define EP_CMD_ERDY_SID_MASK GENMASK(31, 16)
606#define EP_CMD_ERDY_SID(p) (((p) << 16) & EP_CMD_ERDY_SID_MASK)
607
608
609
610#define EP_STS_SETUP BIT(0)
611
612#define EP_STS_STALL(p) ((p) & BIT(1))
613
614#define EP_STS_IOC BIT(2)
615
616#define EP_STS_ISP BIT(3)
617
618#define EP_STS_DESCMIS BIT(4)
619
620#define EP_STS_STREAMR BIT(5)
621
622#define EP_STS_MD_EXIT BIT(6)
623
624#define EP_STS_TRBERR BIT(7)
625
626#define EP_STS_NRDY BIT(8)
627
628#define EP_STS_DBUSY BIT(9)
629
630#define EP_STS_BUFFEMPTY(p) ((p) & BIT(10))
631
632#define EP_STS_CCS(p) ((p) & BIT(11))
633
634#define EP_STS_PRIME BIT(12)
635
636#define EP_STS_SIDERR BIT(13)
637
638#define EP_STS_OUTSMM BIT(14)
639
640#define EP_STS_ISOERR BIT(15)
641
642#define EP_STS_HOSTPP(p) ((p) & BIT(16))
643
644#define EP_STS_SPSMST_MASK GENMASK(18, 17)
645#define EP_STS_SPSMST_DISABLED(p) (((p) & EP_STS_SPSMST_MASK) >> 17)
646#define EP_STS_SPSMST_IDLE(p) (((p) & EP_STS_SPSMST_MASK) >> 17)
647#define EP_STS_SPSMST_START_STREAM(p) (((p) & EP_STS_SPSMST_MASK) >> 17)
648#define EP_STS_SPSMST_MOVE_DATA(p) (((p) & EP_STS_SPSMST_MASK) >> 17)
649
650#define EP_STS_IOT BIT(19)
651
652#define EP_STS_OUTQ_NO_MASK GENMASK(27, 24)
653#define EP_STS_OUTQ_NO(p) (((p) & EP_STS_OUTQ_NO_MASK) >> 24)
654
655#define EP_STS_OUTQ_VAL_MASK BIT(28)
656#define EP_STS_OUTQ_VAL(p) ((p) & EP_STS_OUTQ_VAL_MASK)
657
658#define EP_STS_STPWAIT BIT(31)
659
660
661
662#define EP_STS_SID_MASK GENMASK(15, 0)
663#define EP_STS_SID(p) ((p) & EP_STS_SID_MASK)
664
665
666
667#define EP_STS_EN_SETUPEN BIT(0)
668
669#define EP_STS_EN_DESCMISEN BIT(4)
670
671#define EP_STS_EN_STREAMREN BIT(5)
672
673#define EP_STS_EN_MD_EXITEN BIT(6)
674
675#define EP_STS_EN_TRBERREN BIT(7)
676
677#define EP_STS_EN_NRDYEN BIT(8)
678
679#define EP_STS_EN_PRIMEEEN BIT(12)
680
681#define EP_STS_EN_SIDERREN BIT(13)
682
683#define EP_STS_EN_OUTSMMEN BIT(14)
684
685#define EP_STS_EN_ISOERREN BIT(15)
686
687#define EP_STS_EN_IOTEN BIT(19)
688
689#define EP_STS_EN_STPWAITEN BIT(31)
690
691
692#define DB_VALUE_BY_INDEX(index) (1 << (index))
693#define DB_VALUE_EP0_OUT BIT(0)
694#define DB_VALUE_EP0_IN BIT(16)
695
696
697#define EP_IEN(index) (1 << (index))
698#define EP_IEN_EP_OUT0 BIT(0)
699#define EP_IEN_EP_IN0 BIT(16)
700
701
702#define EP_ISTS(index) (1 << (index))
703#define EP_ISTS_EP_OUT0 BIT(0)
704#define EP_ISTS_EP_IN0 BIT(16)
705
706
707
708#define PUSB_PWR_PSO_EN BIT(0)
709
710#define PUSB_PWR_PSO_DS BIT(1)
711
712
713
714
715
716#define PUSB_PWR_STB_CLK_SWITCH_EN BIT(8)
717
718
719
720
721#define PUSB_PWR_STB_CLK_SWITCH_DONE BIT(9)
722
723#define PUSB_PWR_FST_REG_ACCESS_STAT BIT(30)
724
725#define PUSB_PWR_FST_REG_ACCESS BIT(31)
726
727
728
729
730
731
732
733#define USB_CONF2_DIS_TDL_TRB BIT(1)
734
735
736
737
738
739#define USB_CONF2_EN_TDL_TRB BIT(2)
740
741
742
743
744
745
746
747
748
749
750
751#define USB_CAP1_SFR_TYPE_MASK GENMASK(3, 0)
752#define DEV_SFR_TYPE_OCP(p) (((p) & USB_CAP1_SFR_TYPE_MASK) == 0x0)
753#define DEV_SFR_TYPE_AHB(p) (((p) & USB_CAP1_SFR_TYPE_MASK) == 0x1)
754#define DEV_SFR_TYPE_PLB(p) (((p) & USB_CAP1_SFR_TYPE_MASK) == 0x2)
755#define DEV_SFR_TYPE_AXI(p) (((p) & USB_CAP1_SFR_TYPE_MASK) == 0x3)
756
757
758
759
760
761
762
763
764
765#define USB_CAP1_SFR_WIDTH_MASK GENMASK(7, 4)
766#define DEV_SFR_WIDTH_8(p) (((p) & USB_CAP1_SFR_WIDTH_MASK) == (0x0 << 4))
767#define DEV_SFR_WIDTH_16(p) (((p) & USB_CAP1_SFR_WIDTH_MASK) == (0x1 << 4))
768#define DEV_SFR_WIDTH_32(p) (((p) & USB_CAP1_SFR_WIDTH_MASK) == (0x2 << 4))
769#define DEV_SFR_WIDTH_64(p) (((p) & USB_CAP1_SFR_WIDTH_MASK) == (0x3 << 4))
770
771
772
773
774
775
776
777
778
779#define USB_CAP1_DMA_TYPE_MASK GENMASK(11, 8)
780#define DEV_DMA_TYPE_OCP(p) (((p) & USB_CAP1_DMA_TYPE_MASK) == (0x0 << 8))
781#define DEV_DMA_TYPE_AHB(p) (((p) & USB_CAP1_DMA_TYPE_MASK) == (0x1 << 8))
782#define DEV_DMA_TYPE_PLB(p) (((p) & USB_CAP1_DMA_TYPE_MASK) == (0x2 << 8))
783#define DEV_DMA_TYPE_AXI(p) (((p) & USB_CAP1_DMA_TYPE_MASK) == (0x3 << 8))
784
785
786
787
788
789
790
791
792
793#define USB_CAP1_DMA_WIDTH_MASK GENMASK(15, 12)
794#define DEV_DMA_WIDTH_32(p) (((p) & USB_CAP1_DMA_WIDTH_MASK) == (0x2 << 12))
795#define DEV_DMA_WIDTH_64(p) (((p) & USB_CAP1_DMA_WIDTH_MASK) == (0x3 << 12))
796
797
798
799
800
801
802
803#define USB_CAP1_U3PHY_TYPE_MASK GENMASK(19, 16)
804#define DEV_U3PHY_PIPE(p) (((p) & USB_CAP1_U3PHY_TYPE_MASK) == (0x0 << 16))
805#define DEV_U3PHY_RMMI(p) (((p) & USB_CAP1_U3PHY_TYPE_MASK) == (0x1 << 16))
806
807
808
809
810
811
812
813
814
815
816
817#define USB_CAP1_U3PHY_WIDTH_MASK GENMASK(23, 20)
818#define DEV_U3PHY_WIDTH_8(p) \
819 (((p) & USB_CAP1_U3PHY_WIDTH_MASK) == (0x0 << 20))
820#define DEV_U3PHY_WIDTH_16(p) \
821 (((p) & USB_CAP1_U3PHY_WIDTH_MASK) == (0x1 << 16))
822#define DEV_U3PHY_WIDTH_32(p) \
823 (((p) & USB_CAP1_U3PHY_WIDTH_MASK) == (0x2 << 20))
824#define DEV_U3PHY_WIDTH_64(p) \
825 (((p) & USB_CAP1_U3PHY_WIDTH_MASK) == (0x3 << 16))
826
827
828
829
830
831
832
833#define USB_CAP1_U2PHY_EN(p) ((p) & BIT(24))
834
835
836
837
838
839
840#define DEV_U2PHY_ULPI(p) ((p) & BIT(25))
841
842
843
844
845
846
847
848#define DEV_U2PHY_WIDTH_16(p) ((p) & BIT(26))
849
850
851
852
853
854#define USB_CAP1_OTG_READY(p) ((p) & BIT(27))
855
856
857
858
859
860
861#define USB_CAP1_TDL_FROM_TRB(p) ((p) & BIT(28))
862
863
864
865
866
867
868
869#define USB_CAP2_ACTUAL_MEM_SIZE(p) ((p) & GENMASK(7, 0))
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884#define USB_CAP2_MAX_MEM_SIZE(p) ((p) & GENMASK(11, 8))
885
886
887#define EP_IS_IMPLEMENTED(reg, index) ((reg) & (1 << (index)))
888
889
890#define EP_SUPPORT_ISO(reg, index) ((reg) & (1 << (index)))
891
892
893#define EP_SUPPORT_STREAM(reg, index) ((reg) & (1 << (index)))
894
895
896
897#define GET_DEV_BASE_VERSION(p) ((p) & GENMASK(23, 0))
898
899#define GET_DEV_CUSTOM_VERSION(p) ((p) & GENMASK(31, 24))
900
901#define DEV_VER_NXP_V1 0x00024502
902#define DEV_VER_TI_V1 0x00024509
903#define DEV_VER_V2 0x0002450C
904#define DEV_VER_V3 0x0002450d
905
906
907
908
909
910
911#define DBG_LINK1_LFPS_MIN_DET_U1_EXIT(p) ((p) & GENMASK(7, 0))
912
913
914
915
916#define DBG_LINK1_LFPS_MIN_GEN_U1_EXIT_MASK GENMASK(15, 8)
917#define DBG_LINK1_LFPS_MIN_GEN_U1_EXIT(p) (((p) << 8) & GENMASK(15, 8))
918
919
920
921
922
923
924
925
926#define DBG_LINK1_RXDET_BREAK_DIS BIT(16)
927
928#define DBG_LINK1_LFPS_GEN_PING(p) (((p) << 17) & GENMASK(21, 17))
929
930
931
932
933
934#define DBG_LINK1_LFPS_MIN_DET_U1_EXIT_SET BIT(24)
935
936
937
938
939
940#define DBG_LINK1_LFPS_MIN_GEN_U1_EXIT_SET BIT(25)
941
942
943
944
945
946#define DBG_LINK1_RXDET_BREAK_DIS_SET BIT(26)
947
948
949
950
951
952#define DBG_LINK1_LFPS_GEN_PING_SET BIT(27)
953
954
955
956#define DMA_AXI_CTRL_MARPROT(p) ((p) & GENMASK(2, 0))
957
958#define DMA_AXI_CTRL_MAWPROT(p) (((p) & GENMASK(2, 0)) << 16)
959#define DMA_AXI_CTRL_NON_SECURE 0x02
960
961#define gadget_to_cdns3_device(g) (container_of(g, struct cdns3_device, gadget))
962
963#define ep_to_cdns3_ep(ep) (container_of(ep, struct cdns3_endpoint, endpoint))
964
965
966
967
968
969#define TRBS_PER_SEGMENT 40
970
971#define ISO_MAX_INTERVAL 10
972
973#if TRBS_PER_SEGMENT < 2
974#error "Incorrect TRBS_PER_SEGMENT. Minimal Transfer Ring size is 2."
975#endif
976
977
978
979
980
981
982
983
984#define TRBS_PER_ISOC_SEGMENT (ISO_MAX_INTERVAL * 8)
985
986#define GET_TRBS_PER_SEGMENT(ep_type) ((ep_type) == USB_ENDPOINT_XFER_ISOC ? \
987 TRBS_PER_ISOC_SEGMENT : TRBS_PER_SEGMENT)
988
989
990
991
992
993
994
995
996struct cdns3_trb {
997 __le32 buffer;
998 __le32 length;
999 __le32 control;
1000};
1001
1002#define TRB_SIZE (sizeof(struct cdns3_trb))
1003#define TRB_RING_SIZE (TRB_SIZE * TRBS_PER_SEGMENT)
1004#define TRB_ISO_RING_SIZE (TRB_SIZE * TRBS_PER_ISOC_SEGMENT)
1005#define TRB_CTRL_RING_SIZE (TRB_SIZE * 2)
1006
1007
1008#define TRB_TYPE_BITMASK GENMASK(15, 10)
1009#define TRB_TYPE(p) ((p) << 10)
1010#define TRB_FIELD_TO_TYPE(p) (((p) & TRB_TYPE_BITMASK) >> 10)
1011
1012
1013
1014#define TRB_NORMAL 1
1015
1016#define TRB_LINK 6
1017
1018
1019#define TRB_CYCLE BIT(0)
1020
1021
1022
1023#define TRB_TOGGLE BIT(1)
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033#define TRB_SP BIT(1)
1034
1035
1036#define TRB_ISP BIT(2)
1037
1038#define TRB_FIFO_MODE BIT(3)
1039
1040#define TRB_CHAIN BIT(4)
1041
1042#define TRB_IOC BIT(5)
1043
1044
1045#define TRB_STREAM_ID_BITMASK GENMASK(31, 16)
1046#define TRB_STREAM_ID(p) ((p) << 16)
1047#define TRB_FIELD_TO_STREAMID(p) (((p) & TRB_STREAM_ID_BITMASK) >> 16)
1048
1049
1050#define TRB_TDL_HS_SIZE(p) (((p) << 16) & GENMASK(31, 16))
1051#define TRB_TDL_HS_SIZE_GET(p) (((p) & GENMASK(31, 16)) >> 16)
1052
1053
1054#define TRB_LEN(p) ((p) & GENMASK(16, 0))
1055
1056
1057#define TRB_TDL_SS_SIZE(p) (((p) << 17) & GENMASK(23, 17))
1058#define TRB_TDL_SS_SIZE_GET(p) (((p) & GENMASK(23, 17)) >> 17)
1059
1060
1061#define TRB_BURST_LEN(p) (((p) << 24) & GENMASK(31, 24))
1062#define TRB_BURST_LEN_GET(p) (((p) & GENMASK(31, 24)) >> 24)
1063
1064
1065#define TRB_BUFFER(p) ((p) & GENMASK(31, 0))
1066
1067
1068
1069
1070
1071#define USB_DEVICE_MAX_ADDRESS 127
1072
1073
1074#define CDNS3_EP_MAX_PACKET_LIMIT 1024
1075#define CDNS3_EP_MAX_STREAMS 15
1076#define CDNS3_EP0_MAX_PACKET_LIMIT 512
1077
1078
1079#define CDNS3_ENDPOINTS_MAX_COUNT 32
1080#define CDNS3_EP_ZLP_BUF_SIZE 1024
1081
1082#define CDNS3_EP_BUF_SIZE 2
1083#define CDNS3_EP_ISO_HS_MULT 3
1084#define CDNS3_EP_ISO_SS_BURST 3
1085#define CDNS3_MAX_NUM_DESCMISS_BUF 32
1086#define CDNS3_DESCMIS_BUF_SIZE 2048
1087#define CDNS3_WA2_NUM_BUFFERS 128
1088
1089
1090
1091struct cdns3_device;
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119struct cdns3_endpoint {
1120 struct usb_ep endpoint;
1121 struct list_head pending_req_list;
1122 struct list_head deferred_req_list;
1123 struct list_head wa2_descmiss_req_list;
1124 int wa2_counter;
1125
1126 struct cdns3_trb *trb_pool;
1127 dma_addr_t trb_pool_dma;
1128
1129 struct cdns3_device *cdns3_dev;
1130 char name[20];
1131
1132#define EP_ENABLED BIT(0)
1133#define EP_STALLED BIT(1)
1134#define EP_STALL_PENDING BIT(2)
1135#define EP_WEDGE BIT(3)
1136#define EP_TRANSFER_STARTED BIT(4)
1137#define EP_UPDATE_EP_TRBADDR BIT(5)
1138#define EP_PENDING_REQUEST BIT(6)
1139#define EP_RING_FULL BIT(7)
1140#define EP_CLAIMED BIT(8)
1141#define EP_DEFERRED_DRDY BIT(9)
1142#define EP_QUIRK_ISO_OUT_EN BIT(10)
1143#define EP_QUIRK_END_TRANSFER BIT(11)
1144#define EP_QUIRK_EXTRA_BUF_DET BIT(12)
1145#define EP_QUIRK_EXTRA_BUF_EN BIT(13)
1146 u32 flags;
1147
1148 struct cdns3_request *descmis_req;
1149
1150 u8 dir;
1151 u8 num;
1152 u8 type;
1153 int interval;
1154
1155 int free_trbs;
1156 int num_trbs;
1157 u8 pcs;
1158 u8 ccs;
1159 int enqueue;
1160 int dequeue;
1161 u8 trb_burst_size;
1162
1163 unsigned int wa1_set:1;
1164 struct cdns3_trb *wa1_trb;
1165 unsigned int wa1_trb_index;
1166 unsigned int wa1_cycle_bit:1;
1167};
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178struct cdns3_aligned_buf {
1179 void *buf;
1180 dma_addr_t dma;
1181 u32 size;
1182 int in_use:1;
1183 struct list_head list;
1184};
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199struct cdns3_request {
1200 struct usb_request request;
1201 struct cdns3_endpoint *priv_ep;
1202 struct cdns3_trb *trb;
1203 int start_trb;
1204 int end_trb;
1205 struct cdns3_aligned_buf *aligned_buf;
1206#define REQUEST_PENDING BIT(0)
1207#define REQUEST_INTERNAL BIT(1)
1208#define REQUEST_INTERNAL_CH BIT(2)
1209#define REQUEST_ZLP BIT(3)
1210#define REQUEST_UNALIGNED BIT(4)
1211 u32 flags;
1212 struct list_head list;
1213};
1214
1215#define to_cdns3_request(r) (container_of(r, struct cdns3_request, request))
1216
1217
1218#define CDNS3_SETUP_STAGE 0x0
1219#define CDNS3_DATA_STAGE 0x1
1220#define CDNS3_STATUS_STAGE 0x2
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255struct cdns3_device {
1256 struct udevice *dev;
1257 struct udevice *sysdev;
1258
1259 struct usb_gadget gadget;
1260 struct usb_gadget_driver *gadget_driver;
1261
1262#define CDNS_REVISION_V0 0x00024501
1263#define CDNS_REVISION_V1 0x00024509
1264 u32 dev_ver;
1265
1266
1267 spinlock_t lock;
1268
1269 struct cdns3_usb_regs __iomem *regs;
1270
1271 struct usb_ctrlrequest *setup_buf;
1272 dma_addr_t setup_dma;
1273 void *zlp_buf;
1274
1275 u8 ep0_stage;
1276 int ep0_data_dir;
1277
1278 struct cdns3_endpoint *eps[CDNS3_ENDPOINTS_MAX_COUNT];
1279
1280 struct list_head aligned_buf_list;
1281 struct work_struct aligned_buf_wq;
1282
1283 u32 selected_ep;
1284 u16 isoch_delay;
1285
1286 unsigned wait_for_setup:1;
1287 unsigned u1_allowed:1;
1288 unsigned u2_allowed:1;
1289 unsigned is_selfpowered:1;
1290 unsigned setup_pending:1;
1291 int hw_configured_flag:1;
1292 int wake_up_flag:1;
1293 unsigned status_completion_no_call:1;
1294 int out_mem_is_allocated;
1295
1296 struct work_struct pending_status_wq;
1297 struct usb_request *pending_status_request;
1298
1299
1300 u32 onchip_buffers;
1301 u16 onchip_used_size;
1302};
1303
1304void cdns3_set_register_bit(void __iomem *ptr, u32 mask);
1305dma_addr_t cdns3_trb_virt_to_dma(struct cdns3_endpoint *priv_ep,
1306 struct cdns3_trb *trb);
1307enum usb_device_speed cdns3_get_speed(struct cdns3_device *priv_dev);
1308void cdns3_pending_setup_status_handler(struct work_struct *work);
1309void cdns3_hw_reset_eps_config(struct cdns3_device *priv_dev);
1310void cdns3_set_hw_configuration(struct cdns3_device *priv_dev);
1311void cdns3_select_ep(struct cdns3_device *priv_dev, u32 ep);
1312void cdns3_allow_enable_l1(struct cdns3_device *priv_dev, int enable);
1313struct usb_request *cdns3_next_request(struct list_head *list);
1314int cdns3_ep_run_transfer(struct cdns3_endpoint *priv_ep,
1315 struct usb_request *request);
1316void cdns3_rearm_transfer(struct cdns3_endpoint *priv_ep, u8 rearm);
1317int cdns3_allocate_trb_pool(struct cdns3_endpoint *priv_ep);
1318u8 cdns3_ep_addr_to_index(u8 ep_addr);
1319int cdns3_gadget_ep_set_wedge(struct usb_ep *ep);
1320int cdns3_gadget_ep_set_halt(struct usb_ep *ep, int value);
1321void __cdns3_gadget_ep_set_halt(struct cdns3_endpoint *priv_ep);
1322int __cdns3_gadget_ep_clear_halt(struct cdns3_endpoint *priv_ep);
1323struct usb_request *cdns3_gadget_ep_alloc_request(struct usb_ep *ep,
1324 gfp_t gfp_flags);
1325void cdns3_gadget_ep_free_request(struct usb_ep *ep,
1326 struct usb_request *request);
1327int cdns3_gadget_ep_dequeue(struct usb_ep *ep, struct usb_request *request);
1328void cdns3_gadget_giveback(struct cdns3_endpoint *priv_ep,
1329 struct cdns3_request *priv_req,
1330 int status);
1331
1332int cdns3_init_ep0(struct cdns3_device *priv_dev,
1333 struct cdns3_endpoint *priv_ep);
1334void cdns3_ep0_config(struct cdns3_device *priv_dev);
1335void cdns3_ep_config(struct cdns3_endpoint *priv_ep);
1336void cdns3_check_ep0_interrupt_proceed(struct cdns3_device *priv_dev, int dir);
1337int __cdns3_gadget_wakeup(struct cdns3_device *priv_dev);
1338
1339#endif
1340