1
2
3
4
5
6
7
8#ifndef __FSL_CSU_H__
9#define __FSL_CSU_H__
10
11enum csu_cslx_access {
12 CSU_NS_SUP_R = 0x08,
13 CSU_NS_SUP_W = 0x80,
14 CSU_NS_SUP_RW = 0x88,
15 CSU_NS_USER_R = 0x04,
16 CSU_NS_USER_W = 0x40,
17 CSU_NS_USER_RW = 0x44,
18 CSU_S_SUP_R = 0x02,
19 CSU_S_SUP_W = 0x20,
20 CSU_S_SUP_RW = 0x22,
21 CSU_S_USER_R = 0x01,
22 CSU_S_USER_W = 0x10,
23 CSU_S_USER_RW = 0x11,
24 CSU_ALL_RW = 0xff,
25};
26
27struct csu_ns_dev {
28 unsigned long ind;
29 uint32_t val;
30};
31
32void enable_layerscape_ns_access(void);
33void set_devices_ns_access(struct csu_ns_dev *ns_dev, u16 val);
34void set_pcie_ns_access(int pcie, u16 val);
35
36#endif
37