1
2
3
4
5
6
7
8
9
10
11
12
13
14
15#ifndef __CONFIG_H
16#define __CONFIG_H
17
18
19
20
21#define CONFIG_E300 1
22#define CONFIG_MPC834x 1
23#define CONFIG_MPC8349 1
24#define CONFIG_SBC8349 1
25
26#define CONFIG_SYS_TEXT_BASE 0xFF800000
27
28
29#undef CONFIG_MPC83XX_PCI2
30
31
32
33
34
35
36
37#ifdef CONFIG_PCI_33M
38#define CONFIG_83XX_CLKIN 33000000
39#else
40#define CONFIG_83XX_CLKIN 66000000
41#endif
42
43#ifndef CONFIG_SYS_CLK_FREQ
44#ifdef CONFIG_PCI_33M
45#define CONFIG_SYS_CLK_FREQ 33000000
46#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_8X1
47#else
48#define CONFIG_SYS_CLK_FREQ 66000000
49#define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_4X1
50#endif
51#endif
52
53#define CONFIG_SYS_IMMR 0xE0000000
54
55#undef CONFIG_SYS_DRAM_TEST
56#define CONFIG_SYS_MEMTEST_START 0x00000000
57#define CONFIG_SYS_MEMTEST_END 0x00100000
58
59
60
61
62#undef CONFIG_DDR_ECC
63#undef CONFIG_DDR_ECC_CMD
64#define CONFIG_SPD_EEPROM
65#define CONFIG_SYS_83XX_DDR_USES_CS0
66
67
68
69
70
71
72
73
74
75
76
77#undef CONFIG_DDR_32BIT
78
79#define CONFIG_SYS_DDR_BASE 0x00000000
80#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
81#define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE
82#define CONFIG_SYS_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN | \
83 DDR_SDRAM_CLK_CNTL_CLK_ADJUST_075)
84#define CONFIG_DDR_2T_TIMING
85
86#if defined(CONFIG_SPD_EEPROM)
87
88
89
90#define SPD_EEPROM_ADDRESS 0x52
91
92#else
93
94
95
96
97#define CONFIG_SYS_DDR_SIZE 256
98#define CONFIG_SYS_DDR_CS2_CONFIG (CSCONFIG_EN \
99 | CSCONFIG_ROW_BIT_13 \
100 | CSCONFIG_COL_BIT_10)
101#define CONFIG_SYS_DDR_TIMING_1 0x36332321
102#define CONFIG_SYS_DDR_TIMING_2 0x00000800
103#define CONFIG_SYS_DDR_CONTROL 0xc2000000
104#define CONFIG_SYS_DDR_INTERVAL 0x04060100
105
106#if defined(CONFIG_DDR_32BIT)
107
108
109#define CONFIG_SYS_DDR_MODE 0x00000023
110#else
111
112
113#define CONFIG_SYS_DDR_MODE 0x00000022
114#endif
115#endif
116
117
118
119
120#define CONFIG_SYS_LBC_SDRAM_BASE 0xF0000000
121#define CONFIG_SYS_LBC_SDRAM_SIZE 64
122
123
124
125
126#define CONFIG_SYS_FLASH_CFI
127#define CONFIG_FLASH_CFI_DRIVER
128#define CONFIG_SYS_FLASH_BASE 0xFF800000
129#define CONFIG_SYS_FLASH_SIZE 8
130
131
132#define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \
133 | BR_PS_16 \
134 | BR_MS_GPCM \
135 | BR_V)
136
137#define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \
138 | OR_GPCM_XAM \
139 | OR_GPCM_CSNT \
140 | OR_GPCM_ACS_DIV2 \
141 | OR_GPCM_XACS \
142 | OR_GPCM_SCY_15 \
143 | OR_GPCM_TRLX_SET \
144 | OR_GPCM_EHTR_SET \
145 | OR_GPCM_EAD)
146
147
148
149#define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE
150#define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_8MB)
151
152#define CONFIG_SYS_MAX_FLASH_BANKS 1
153#define CONFIG_SYS_MAX_FLASH_SECT 64
154
155#undef CONFIG_SYS_FLASH_CHECKSUM
156#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
157#define CONFIG_SYS_FLASH_WRITE_TOUT 500
158
159#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
160
161#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
162#define CONFIG_SYS_RAMBOOT
163#else
164#undef CONFIG_SYS_RAMBOOT
165#endif
166
167#define CONFIG_SYS_INIT_RAM_LOCK 1
168
169#define CONFIG_SYS_INIT_RAM_ADDR 0xFD000000
170
171#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
172
173#define CONFIG_SYS_GBL_DATA_OFFSET \
174 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
175#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
176
177#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
178#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
179
180
181
182
183
184
185
186#define CONFIG_SYS_LCRR_DBYP LCRR_DBYP
187#define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_4
188#define CONFIG_SYS_LBC_LBCR 0x00000000
189
190#undef CONFIG_SYS_LB_SDRAM
191
192#ifdef CONFIG_SYS_LB_SDRAM
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209#define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_LBC_SDRAM_BASE \
210 | BR_PS_32 \
211 | BR_MS_SDRAM \
212 | BR_V)
213
214#define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_LBC_SDRAM_BASE
215#define CONFIG_SYS_LBLAWAR2_PRELIM (LBLAWAR_EN | LBLAWAR_64MB)
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231#define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_LBC_SDRAM_SIZE) \
232 | OR_SDRAM_XAM \
233 | ((9 - OR_SDRAM_MIN_COLS) << OR_SDRAM_COLS_SHIFT) \
234 | ((13 - OR_SDRAM_MIN_ROWS) << OR_SDRAM_ROWS_SHIFT) \
235 | OR_SDRAM_EAD)
236
237
238
239#define CONFIG_SYS_LBC_LSRT 0x32000000
240
241#define CONFIG_SYS_LBC_MRTPR 0x20000000
242
243#define CONFIG_SYS_LBC_LSDMR_COMMON (LSDMR_RFEN \
244 | LSDMR_BSMA1516 \
245 | LSDMR_RFCR8 \
246 | LSDMR_PRETOACT6 \
247 | LSDMR_ACTTORW3 \
248 | LSDMR_BL8 \
249 | LSDMR_WRC3 \
250 | LSDMR_CL3)
251
252
253
254
255#define CONFIG_SYS_LBC_LSDMR_1 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_PCHALL)
256#define CONFIG_SYS_LBC_LSDMR_2 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
257#define CONFIG_SYS_LBC_LSDMR_3 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
258#define CONFIG_SYS_LBC_LSDMR_4 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_MRW)
259#define CONFIG_SYS_LBC_LSDMR_5 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_NORMAL)
260#endif
261
262
263
264
265#define CONFIG_CONS_INDEX 1
266#define CONFIG_SYS_NS16550_SERIAL
267#define CONFIG_SYS_NS16550_REG_SIZE 1
268#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
269
270#define CONFIG_SYS_BAUDRATE_TABLE \
271 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
272
273#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500)
274#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600)
275
276#define CONFIG_CMDLINE_EDITING 1
277#define CONFIG_AUTO_COMPLETE
278
279
280#define CONFIG_SYS_I2C
281#define CONFIG_SYS_I2C_FSL
282#define CONFIG_SYS_FSL_I2C_SPEED 400000
283#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
284#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
285#define CONFIG_SYS_FSL_I2C2_SPEED 400000
286#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
287#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
288#define CONFIG_SYS_I2C_NOPROBES { {0, 0x69}, {1, 0x69} }
289
290
291
292#define CONFIG_SYS_TSEC1_OFFSET 0x24000
293#define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET)
294#define CONFIG_SYS_TSEC2_OFFSET 0x25000
295#define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET)
296
297
298
299
300
301#define CONFIG_SYS_PCI1_MEM_BASE 0x80000000
302#define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE
303#define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000
304#define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000
305#define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE
306#define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000
307#define CONFIG_SYS_PCI1_IO_BASE 0x00000000
308#define CONFIG_SYS_PCI1_IO_PHYS 0xE2000000
309#define CONFIG_SYS_PCI1_IO_SIZE 0x00100000
310
311#define CONFIG_SYS_PCI2_MEM_BASE 0xA0000000
312#define CONFIG_SYS_PCI2_MEM_PHYS CONFIG_SYS_PCI2_MEM_BASE
313#define CONFIG_SYS_PCI2_MEM_SIZE 0x10000000
314#define CONFIG_SYS_PCI2_MMIO_BASE 0xB0000000
315#define CONFIG_SYS_PCI2_MMIO_PHYS CONFIG_SYS_PCI2_MMIO_BASE
316#define CONFIG_SYS_PCI2_MMIO_SIZE 0x10000000
317#define CONFIG_SYS_PCI2_IO_BASE 0x00000000
318#define CONFIG_SYS_PCI2_IO_PHYS 0xE2100000
319#define CONFIG_SYS_PCI2_IO_SIZE 0x00100000
320
321#if defined(CONFIG_PCI)
322
323#define PCI_64BIT
324#define PCI_ONE_PCI1
325#if defined(PCI_64BIT)
326#undef PCI_ALL_PCI1
327#undef PCI_TWO_PCI1
328#undef PCI_ONE_PCI1
329#endif
330
331#undef CONFIG_EEPRO100
332#undef CONFIG_TULIP
333
334#if !defined(CONFIG_PCI_PNP)
335 #define PCI_ENET0_IOADDR 0xFIXME
336 #define PCI_ENET0_MEMADDR 0xFIXME
337 #define PCI_IDSEL_NUMBER 0xFIXME
338#endif
339
340#undef CONFIG_PCI_SCAN_SHOW
341#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057
342
343#endif
344
345
346
347
348#define CONFIG_TSEC_ENET
349
350#if defined(CONFIG_TSEC_ENET)
351
352#define CONFIG_TSEC1 1
353#define CONFIG_TSEC1_NAME "TSEC0"
354#define CONFIG_TSEC2 1
355#define CONFIG_TSEC2_NAME "TSEC1"
356#define CONFIG_PHY_BCM5421S 1
357#define TSEC1_PHY_ADDR 0x19
358#define TSEC2_PHY_ADDR 0x1a
359#define TSEC1_PHYIDX 0
360#define TSEC2_PHYIDX 0
361#define TSEC1_FLAGS TSEC_GIGABIT
362#define TSEC2_FLAGS TSEC_GIGABIT
363
364
365#define CONFIG_ETHPRIME "TSEC0"
366
367#endif
368
369
370
371
372#ifndef CONFIG_SYS_RAMBOOT
373 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
374 #define CONFIG_ENV_SECT_SIZE 0x20000
375 #define CONFIG_ENV_SIZE 0x2000
376
377
378#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
379#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
380
381#else
382 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
383 #define CONFIG_ENV_SIZE 0x2000
384#endif
385
386#define CONFIG_LOADS_ECHO 1
387#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
388
389
390
391
392#define CONFIG_BOOTP_BOOTFILESIZE
393#define CONFIG_BOOTP_BOOTPATH
394#define CONFIG_BOOTP_GATEWAY
395#define CONFIG_BOOTP_HOSTNAME
396
397
398
399
400
401#undef CONFIG_WATCHDOG
402
403
404
405
406#define CONFIG_SYS_LONGHELP
407#define CONFIG_SYS_LOAD_ADDR 0x2000000
408
409
410
411
412
413
414
415#define CONFIG_SYS_BOOTMAPSZ (256 << 20)
416
417#define CONFIG_SYS_RCWH_PCIHOST 0x80000000
418
419#if 1
420#define CONFIG_SYS_HRCW_LOW (\
421 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
422 HRCWL_DDR_TO_SCB_CLK_1X1 |\
423 HRCWL_CSB_TO_CLKIN |\
424 HRCWL_VCO_1X2 |\
425 HRCWL_CORE_TO_CSB_2X1)
426#elif 0
427#define CONFIG_SYS_HRCW_LOW (\
428 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
429 HRCWL_DDR_TO_SCB_CLK_1X1 |\
430 HRCWL_CSB_TO_CLKIN |\
431 HRCWL_VCO_1X4 |\
432 HRCWL_CORE_TO_CSB_3X1)
433#elif 0
434#define CONFIG_SYS_HRCW_LOW (\
435 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
436 HRCWL_DDR_TO_SCB_CLK_1X1 |\
437 HRCWL_CSB_TO_CLKIN |\
438 HRCWL_VCO_1X4 |\
439 HRCWL_CORE_TO_CSB_2X1)
440#elif 0
441#define CONFIG_SYS_HRCW_LOW (\
442 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
443 HRCWL_DDR_TO_SCB_CLK_1X1 |\
444 HRCWL_CSB_TO_CLKIN |\
445 HRCWL_VCO_1X4 |\
446 HRCWL_CORE_TO_CSB_1X1)
447#elif 0
448#define CONFIG_SYS_HRCW_LOW (\
449 HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
450 HRCWL_DDR_TO_SCB_CLK_1X1 |\
451 HRCWL_CSB_TO_CLKIN |\
452 HRCWL_VCO_1X4 |\
453 HRCWL_CORE_TO_CSB_1X1)
454#endif
455
456#if defined(PCI_64BIT)
457#define CONFIG_SYS_HRCW_HIGH (\
458 HRCWH_PCI_HOST |\
459 HRCWH_64_BIT_PCI |\
460 HRCWH_PCI1_ARBITER_ENABLE |\
461 HRCWH_PCI2_ARBITER_DISABLE |\
462 HRCWH_CORE_ENABLE |\
463 HRCWH_FROM_0X00000100 |\
464 HRCWH_BOOTSEQ_DISABLE |\
465 HRCWH_SW_WATCHDOG_DISABLE |\
466 HRCWH_ROM_LOC_LOCAL_16BIT |\
467 HRCWH_TSEC1M_IN_GMII |\
468 HRCWH_TSEC2M_IN_GMII)
469#else
470#define CONFIG_SYS_HRCW_HIGH (\
471 HRCWH_PCI_HOST |\
472 HRCWH_32_BIT_PCI |\
473 HRCWH_PCI1_ARBITER_ENABLE |\
474 HRCWH_PCI2_ARBITER_ENABLE |\
475 HRCWH_CORE_ENABLE |\
476 HRCWH_FROM_0X00000100 |\
477 HRCWH_BOOTSEQ_DISABLE |\
478 HRCWH_SW_WATCHDOG_DISABLE |\
479 HRCWH_ROM_LOC_LOCAL_16BIT |\
480 HRCWH_TSEC1M_IN_GMII |\
481 HRCWH_TSEC2M_IN_GMII)
482#endif
483
484
485#define CONFIG_SYS_SICRH 0
486#define CONFIG_SYS_SICRL SICRL_LDP_A
487
488#define CONFIG_SYS_HID0_INIT 0x000000000
489#define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK \
490 | HID0_ENABLE_INSTRUCTION_CACHE)
491
492
493
494
495
496
497#define CONFIG_SYS_HID2 HID2_HBE
498
499#define CONFIG_HIGH_BATS 1
500
501
502#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE \
503 | BATL_PP_RW \
504 | BATL_MEMCOHERENCE)
505#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE \
506 | BATU_BL_256M \
507 | BATU_VS \
508 | BATU_VP)
509
510
511#ifdef CONFIG_PCI
512#define CONFIG_PCI_INDIRECT_BRIDGE
513#define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_BASE \
514 | BATL_PP_RW \
515 | BATL_MEMCOHERENCE)
516#define CONFIG_SYS_IBAT1U (CONFIG_SYS_PCI1_MEM_BASE \
517 | BATU_BL_256M \
518 | BATU_VS \
519 | BATU_VP)
520#define CONFIG_SYS_IBAT2L (CONFIG_SYS_PCI1_MMIO_BASE \
521 | BATL_PP_RW \
522 | BATL_CACHEINHIBIT \
523 | BATL_GUARDEDSTORAGE)
524#define CONFIG_SYS_IBAT2U (CONFIG_SYS_PCI1_MMIO_BASE \
525 | BATU_BL_256M \
526 | BATU_VS \
527 | BATU_VP)
528#else
529#define CONFIG_SYS_IBAT1L (0)
530#define CONFIG_SYS_IBAT1U (0)
531#define CONFIG_SYS_IBAT2L (0)
532#define CONFIG_SYS_IBAT2U (0)
533#endif
534
535#ifdef CONFIG_MPC83XX_PCI2
536#define CONFIG_SYS_IBAT3L (CONFIG_SYS_PCI2_MEM_BASE \
537 | BATL_PP_RW \
538 | BATL_MEMCOHERENCE)
539#define CONFIG_SYS_IBAT3U (CONFIG_SYS_PCI2_MEM_BASE \
540 | BATU_BL_256M \
541 | BATU_VS \
542 | BATU_VP)
543#define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCI2_MMIO_BASE \
544 | BATL_PP_RW \
545 | BATL_CACHEINHIBIT \
546 | BATL_GUARDEDSTORAGE)
547#define CONFIG_SYS_IBAT4U (CONFIG_SYS_PCI2_MMIO_BASE \
548 | BATU_BL_256M \
549 | BATU_VS \
550 | BATU_VP)
551#else
552#define CONFIG_SYS_IBAT3L (0)
553#define CONFIG_SYS_IBAT3U (0)
554#define CONFIG_SYS_IBAT4L (0)
555#define CONFIG_SYS_IBAT4U (0)
556#endif
557
558
559#define CONFIG_SYS_IBAT5L (CONFIG_SYS_IMMR \
560 | BATL_PP_RW \
561 | BATL_CACHEINHIBIT \
562 | BATL_GUARDEDSTORAGE)
563#define CONFIG_SYS_IBAT5U (CONFIG_SYS_IMMR \
564 | BATU_BL_256M \
565 | BATU_VS \
566 | BATU_VP)
567
568
569#define CONFIG_SYS_IBAT6L (CONFIG_SYS_LBC_SDRAM_BASE \
570 | BATL_PP_RW \
571 | BATL_MEMCOHERENCE \
572 | BATL_GUARDEDSTORAGE)
573#define CONFIG_SYS_IBAT6U (CONFIG_SYS_LBC_SDRAM_BASE \
574 | BATU_BL_256M \
575 | BATU_VS \
576 | BATU_VP)
577
578#define CONFIG_SYS_IBAT7L (0)
579#define CONFIG_SYS_IBAT7U (0)
580
581#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
582#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
583#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
584#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
585#define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
586#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
587#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
588#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
589#define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L
590#define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U
591#define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L
592#define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U
593#define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L
594#define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U
595#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
596#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
597
598#if defined(CONFIG_CMD_KGDB)
599#define CONFIG_KGDB_BAUDRATE 230400
600#endif
601
602
603
604
605#define CONFIG_ENV_OVERWRITE
606
607#if defined(CONFIG_TSEC_ENET)
608#define CONFIG_HAS_ETH0
609#define CONFIG_HAS_ETH1
610#endif
611
612#define CONFIG_HOSTNAME SBC8349
613#define CONFIG_ROOTPATH "/tftpboot/rootfs"
614#define CONFIG_BOOTFILE "uImage"
615
616
617#define CONFIG_LOADADDR 800000
618
619#define CONFIG_EXTRA_ENV_SETTINGS \
620 "netdev=eth0\0" \
621 "hostname=sbc8349\0" \
622 "nfsargs=setenv bootargs root=/dev/nfs rw " \
623 "nfsroot=${serverip}:${rootpath}\0" \
624 "ramargs=setenv bootargs root=/dev/ram rw\0" \
625 "addip=setenv bootargs ${bootargs} " \
626 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
627 ":${hostname}:${netdev}:off panic=1\0" \
628 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
629 "flash_nfs=run nfsargs addip addtty;" \
630 "bootm ${kernel_addr}\0" \
631 "flash_self=run ramargs addip addtty;" \
632 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
633 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
634 "bootm\0" \
635 "load=tftp 100000 /tftpboot/sbc8349/u-boot.bin\0" \
636 "update=protect off ff800000 ff83ffff; " \
637 "era ff800000 ff83ffff; cp.b 100000 ff800000 ${filesize}\0" \
638 "upd=run load update\0" \
639 "fdtaddr=780000\0" \
640 "fdtfile=sbc8349.dtb\0" \
641 ""
642
643#define CONFIG_NFSBOOTCOMMAND \
644 "setenv bootargs root=/dev/nfs rw " \
645 "nfsroot=$serverip:$rootpath " \
646 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \
647 "$netdev:off " \
648 "console=$consoledev,$baudrate $othbootargs;" \
649 "tftp $loadaddr $bootfile;" \
650 "tftp $fdtaddr $fdtfile;" \
651 "bootm $loadaddr - $fdtaddr"
652
653#define CONFIG_RAMBOOTCOMMAND \
654 "setenv bootargs root=/dev/ram rw " \
655 "console=$consoledev,$baudrate $othbootargs;" \
656 "tftp $ramdiskaddr $ramdiskfile;" \
657 "tftp $loadaddr $bootfile;" \
658 "tftp $fdtaddr $fdtfile;" \
659 "bootm $loadaddr $ramdiskaddr $fdtaddr"
660
661#define CONFIG_BOOTCOMMAND "run flash_self"
662
663#endif
664