1
2
3
4
5
6
7
8
9
10
11
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
16
17
18
19#ifdef CONFIG_PCI
20#define CONFIG_PCI_INDIRECT_BRIDGE
21#define CONFIG_PCI1
22#endif
23
24#ifdef CONFIG_66
25#define CONFIG_SYS_CLK_DIV 1
26#endif
27
28#ifdef CONFIG_33
29#define CONFIG_SYS_CLK_DIV 2
30#endif
31
32#ifdef CONFIG_PCIE
33#define CONFIG_PCIE1
34#endif
35
36
37
38
39#define CONFIG_SBC8548 1
40
41
42
43
44
45#undef CONFIG_SYS_ALT_BOOT
46
47#ifndef CONFIG_SYS_TEXT_BASE
48#ifdef CONFIG_SYS_ALT_BOOT
49#define CONFIG_SYS_TEXT_BASE 0xfff00000
50#else
51#define CONFIG_SYS_TEXT_BASE 0xfffa0000
52#endif
53#endif
54
55#undef CONFIG_RIO
56
57#ifdef CONFIG_PCI
58#define CONFIG_FSL_PCI_INIT
59#define CONFIG_SYS_PCI_64BIT 1
60#endif
61#ifdef CONFIG_PCIE1
62#define CONFIG_FSL_PCIE_RESET 1
63#endif
64
65#define CONFIG_TSEC_ENET
66#define CONFIG_ENV_OVERWRITE
67
68#define CONFIG_INTERRUPTS
69
70
71
72
73#ifndef CONFIG_SYS_CLK_DIV
74#define CONFIG_SYS_CLK_DIV 1
75#endif
76#define CONFIG_SYS_CLK_FREQ (66000000 / CONFIG_SYS_CLK_DIV)
77
78
79
80
81#define CONFIG_L2_CACHE
82#define CONFIG_BTB
83
84
85
86
87#define CONFIG_ENABLE_36BIT_PHYS 1
88
89#undef CONFIG_SYS_DRAM_TEST
90#define CONFIG_SYS_MEMTEST_START 0x00200000
91#define CONFIG_SYS_MEMTEST_END 0x00400000
92
93#define CONFIG_SYS_CCSRBAR 0xe0000000
94#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
95
96
97#undef CONFIG_FSL_DDR_INTERACTIVE
98#undef CONFIG_DDR_ECC
99
100
101
102
103
104
105
106
107#undef CONFIG_SPD_EEPROM
108#undef CONFIG_DDR_SPD
109
110#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
111#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
112
113#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
114#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
115#define CONFIG_VERY_BIG_RAM
116
117#define CONFIG_DIMM_SLOTS_PER_CTLR 1
118#define CONFIG_CHIP_SELECTS_PER_CTRL 2
119
120
121
122
123
124
125#define SPD_EEPROM_ADDRESS 0x51
126#define ALT_SPD_EEPROM_ADDRESS 0x53
127
128
129
130
131#ifndef CONFIG_SPD_EEPROM
132 #define CONFIG_SYS_SDRAM_SIZE 256
133 #define CONFIG_SYS_DDR_CONTROL 0xc300c000
134#endif
135
136#undef CONFIG_CLOCKS_IN_MHZ
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166#define CONFIG_SYS_BR0_8M 0xff800801
167#define CONFIG_SYS_BR0_64M 0xfc001801
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184#define CONFIG_SYS_BR6_8M 0xef800801
185#define CONFIG_SYS_BR6_64M 0xec001801
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205#define CONFIG_SYS_OR0_8M 0xff806e65
206#define CONFIG_SYS_OR0_64M 0xfc006e65
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225#define CONFIG_SYS_OR6_8M 0xff806e65
226#define CONFIG_SYS_OR6_64M 0xfc006e65
227
228#ifndef CONFIG_SYS_ALT_BOOT
229#define CONFIG_SYS_BOOT_BLOCK 0xff800000
230#define CONFIG_SYS_ALT_FLASH 0xec000000
231
232#define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_BR0_8M
233#define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_OR0_8M
234
235#define CONFIG_SYS_BR6_PRELIM CONFIG_SYS_BR6_64M
236#define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_OR6_64M
237#else
238#define CONFIG_SYS_BOOT_BLOCK 0xfc000000
239#define CONFIG_SYS_ALT_FLASH 0xef800000
240
241#define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_BR0_64M
242#define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_OR0_64M
243
244#define CONFIG_SYS_BR6_PRELIM CONFIG_SYS_BR6_8M
245#define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_OR6_8M
246#endif
247
248#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_BOOT_BLOCK
249#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, \
250 CONFIG_SYS_ALT_FLASH}
251#define CONFIG_SYS_MAX_FLASH_BANKS 2
252#define CONFIG_SYS_MAX_FLASH_SECT 256
253#undef CONFIG_SYS_FLASH_CHECKSUM
254#define CONFIG_SYS_FLASH_ERASE_TOUT 60000
255#define CONFIG_SYS_FLASH_WRITE_TOUT 500
256
257#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
258
259#define CONFIG_FLASH_CFI_DRIVER
260#define CONFIG_SYS_FLASH_CFI
261#define CONFIG_SYS_FLASH_EMPTY_INFO
262
263
264
265#define CONFIG_SYS_BR5_PRELIM 0xf8000801
266#define CONFIG_SYS_OR5_PRELIM 0xff006e65
267#define CONFIG_SYS_EPLD_BASE 0xf8000000
268#define CONFIG_SYS_LED_DISP_BASE 0xf8000000
269#define CONFIG_SYS_USER_SWITCHES_BASE 0xf8100000
270#define CONFIG_SYS_BD_REV 0xf8300000
271#define CONFIG_SYS_EEPROM_BASE 0xf8b00000
272
273
274
275
276
277
278
279
280#define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000
281#define CONFIG_SYS_LBC_SDRAM_SIZE 128
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299#define CONFIG_SYS_BR3_PRELIM 0xf0001861
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315#define CONFIG_SYS_OR3_PRELIM 0xfc006cc0
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333#define CONFIG_SYS_BR4_PRELIM 0xf4001861
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349#define CONFIG_SYS_OR4_PRELIM 0xfc006cc0
350
351#define CONFIG_SYS_LBC_LCRR 0x00000002
352#define CONFIG_SYS_LBC_LBCR 0x00000000
353#define CONFIG_SYS_LBC_LSRT 0x20000000
354#define CONFIG_SYS_LBC_MRTPR 0x00000000
355
356
357
358
359#define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
360 | LSDMR_BSMA1516 \
361 | LSDMR_PRETOACT3 \
362 | LSDMR_ACTTORW3 \
363 | LSDMR_BUFCMD \
364 | LSDMR_BL8 \
365 | LSDMR_WRC2 \
366 | LSDMR_CL3 \
367 )
368
369#define CONFIG_SYS_LBC_LSDMR_PCHALL \
370 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_PCHALL)
371#define CONFIG_SYS_LBC_LSDMR_ARFRSH \
372 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH)
373#define CONFIG_SYS_LBC_LSDMR_MRW \
374 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_MRW)
375#define CONFIG_SYS_LBC_LSDMR_RFEN \
376 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_RFEN)
377
378#define CONFIG_SYS_INIT_RAM_LOCK 1
379#define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000
380#define CONFIG_SYS_INIT_RAM_SIZE 0x4000
381
382#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
383
384#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
385#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
386
387
388
389
390
391
392
393
394#define CONFIG_SYS_MONITOR_LEN (~CONFIG_SYS_TEXT_BASE + 1)
395#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
396
397
398#define CONFIG_CONS_INDEX 1
399#define CONFIG_SYS_NS16550_SERIAL
400#define CONFIG_SYS_NS16550_REG_SIZE 1
401#define CONFIG_SYS_NS16550_CLK (400000000 / CONFIG_SYS_CLK_DIV)
402
403#define CONFIG_SYS_BAUDRATE_TABLE \
404 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
405
406#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
407#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
408
409
410
411
412#define CONFIG_SYS_I2C
413#define CONFIG_SYS_I2C_FSL
414#define CONFIG_SYS_FSL_I2C_SPEED 400000
415#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
416#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
417#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
418
419
420
421
422
423#define CONFIG_SYS_PCI_VIRT 0x80000000
424#define CONFIG_SYS_PCI_PHYS 0x80000000
425
426#define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
427#define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
428#define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
429#define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000
430#define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
431#define CONFIG_SYS_PCI1_IO_BUS 0x00000000
432#define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
433#define CONFIG_SYS_PCI1_IO_SIZE 0x00800000
434
435#ifdef CONFIG_PCIE1
436#define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
437#define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
438#define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
439#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000
440#define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000
441#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
442#define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000
443#define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000
444#endif
445
446#ifdef CONFIG_RIO
447
448
449
450#define CONFIG_SYS_RIO_MEM_BASE 0xC0000000
451#define CONFIG_SYS_RIO_MEM_SIZE 0x20000000
452#endif
453
454#if defined(CONFIG_PCI)
455#undef CONFIG_EEPRO100
456#undef CONFIG_TULIP
457
458#define CONFIG_PCI_SCAN_SHOW
459
460#endif
461
462#if defined(CONFIG_TSEC_ENET)
463
464#define CONFIG_MII 1
465#define CONFIG_TSEC1 1
466#define CONFIG_TSEC1_NAME "eTSEC0"
467#define CONFIG_TSEC2 1
468#define CONFIG_TSEC2_NAME "eTSEC1"
469#undef CONFIG_MPC85XX_FEC
470
471#define TSEC1_PHY_ADDR 0x19
472#define TSEC2_PHY_ADDR 0x1a
473
474#define TSEC1_PHYIDX 0
475#define TSEC2_PHYIDX 0
476
477#define TSEC1_FLAGS TSEC_GIGABIT
478#define TSEC2_FLAGS TSEC_GIGABIT
479
480
481#define CONFIG_ETHPRIME "eTSEC0"
482#endif
483
484
485
486
487#define CONFIG_ENV_SIZE 0x2000
488#if CONFIG_SYS_TEXT_BASE == 0xfff00000
489#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x80000)
490#define CONFIG_ENV_SECT_SIZE 0x80000
491#elif CONFIG_SYS_TEXT_BASE == 0xfffa0000
492#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000)
493#define CONFIG_ENV_SECT_SIZE 0x20000
494#else
495#warning undefined environment size/location.
496#endif
497
498#define CONFIG_LOADS_ECHO 1
499#define CONFIG_SYS_LOADS_BAUD_CHANGE 1
500
501
502
503
504#define CONFIG_BOOTP_BOOTFILESIZE
505#define CONFIG_BOOTP_BOOTPATH
506#define CONFIG_BOOTP_GATEWAY
507#define CONFIG_BOOTP_HOSTNAME
508
509#undef CONFIG_WATCHDOG
510
511
512
513
514#define CONFIG_CMDLINE_EDITING
515#define CONFIG_AUTO_COMPLETE
516#define CONFIG_SYS_LONGHELP
517#define CONFIG_SYS_LOAD_ADDR 0x2000000
518
519
520
521
522
523
524#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
525
526#if defined(CONFIG_CMD_KGDB)
527#define CONFIG_KGDB_BAUDRATE 230400
528#endif
529
530
531
532
533#if defined(CONFIG_TSEC_ENET)
534#define CONFIG_HAS_ETH0
535#define CONFIG_HAS_ETH1
536#endif
537
538#define CONFIG_IPADDR 192.168.0.55
539
540#define CONFIG_HOSTNAME sbc8548
541#define CONFIG_ROOTPATH "/opt/eldk/ppc_85xx"
542#define CONFIG_BOOTFILE "/uImage"
543#define CONFIG_UBOOTPATH /u-boot.bin
544
545#define CONFIG_SERVERIP 192.168.0.2
546#define CONFIG_GATEWAYIP 192.168.0.1
547#define CONFIG_NETMASK 255.255.255.0
548
549#define CONFIG_LOADADDR 1000000
550
551#define CONFIG_EXTRA_ENV_SETTINGS \
552"netdev=eth0\0" \
553"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
554"tftpflash=tftpboot $loadaddr $uboot; " \
555 "protect off " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
556 "erase " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
557 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize; " \
558 "protect on " __stringify(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
559 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) " $filesize\0" \
560"consoledev=ttyS0\0" \
561"ramdiskaddr=2000000\0" \
562"ramdiskfile=uRamdisk\0" \
563"fdtaddr=1e00000\0" \
564"fdtfile=sbc8548.dtb\0"
565
566#define CONFIG_NFSBOOTCOMMAND \
567 "setenv bootargs root=/dev/nfs rw " \
568 "nfsroot=$serverip:$rootpath " \
569 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
570 "console=$consoledev,$baudrate $othbootargs;" \
571 "tftp $loadaddr $bootfile;" \
572 "tftp $fdtaddr $fdtfile;" \
573 "bootm $loadaddr - $fdtaddr"
574
575#define CONFIG_RAMBOOTCOMMAND \
576 "setenv bootargs root=/dev/ram rw " \
577 "console=$consoledev,$baudrate $othbootargs;" \
578 "tftp $ramdiskaddr $ramdiskfile;" \
579 "tftp $loadaddr $bootfile;" \
580 "tftp $fdtaddr $fdtfile;" \
581 "bootm $loadaddr $ramdiskaddr $fdtaddr"
582
583#define CONFIG_BOOTCOMMAND CONFIG_RAMBOOTCOMMAND
584
585#endif
586