1
2
3
4
5
6
7
8#ifndef __DH_IMX6_CONFIG_H
9#define __DH_IMX6_CONFIG_H
10
11#include <asm/arch/imx-regs.h>
12
13#include "mx6_common.h"
14
15
16
17
18
19
20
21
22
23
24
25#include "imx6_spl.h"
26#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x11400
27#define CONFIG_SPL_TARGET "u-boot-with-spl.imx"
28
29
30
31#define CONFIG_CMDLINE_TAG
32#define CONFIG_SETUP_MEMORY_TAGS
33#define CONFIG_INITRD_TAG
34#define CONFIG_REVISION_TAG
35
36#define CONFIG_BZIP2
37
38
39#define CONFIG_SYS_MALLOC_LEN (4 * SZ_1M)
40
41
42#define CONFIG_SYS_BOOTCOUNT_BE
43
44
45#define IMX_FEC_BASE ENET_BASE_ADDR
46#define CONFIG_FEC_XCV_TYPE RMII
47#define CONFIG_ETHPRIME "FEC"
48#define CONFIG_FEC_MXC_PHYADDR 0
49#define CONFIG_ARP_TIMEOUT 200UL
50
51
52#ifdef CONFIG_CMD_FUSE
53#define CONFIG_MXC_OCOTP
54#endif
55
56
57#define CONFIG_SYS_I2C
58#define CONFIG_SYS_I2C_MXC
59#define CONFIG_SYS_I2C_MXC_I2C1
60#define CONFIG_SYS_I2C_MXC_I2C2
61#define CONFIG_SYS_I2C_MXC_I2C3
62#define CONFIG_SYS_I2C_SPEED 100000
63
64
65#define CONFIG_FSL_USDHC
66#define CONFIG_SYS_FSL_ESDHC_ADDR 0
67#define CONFIG_SYS_FSL_USDHC_NUM 3
68#define CONFIG_SYS_MMC_ENV_DEV 2
69
70
71#ifdef CONFIG_CMD_SATA
72#define CONFIG_SYS_SATA_MAX_DEVICE 1
73#define CONFIG_DWC_AHSATA_PORT_ID 0
74#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
75#define CONFIG_LBA48
76#endif
77
78
79#ifdef CONFIG_CMD_SF
80#define CONFIG_SF_DEFAULT_BUS 0
81#define CONFIG_SF_DEFAULT_CS 0
82#define CONFIG_SF_DEFAULT_SPEED 25000000
83#define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
84#endif
85
86
87#define CONFIG_MXC_UART
88#define CONFIG_MXC_UART_BASE UART1_BASE
89#define CONFIG_BAUDRATE 115200
90
91
92#ifdef CONFIG_CMD_USB
93#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
94#define CONFIG_USB_HOST_ETHER
95#define CONFIG_USB_ETHER_ASIX
96#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
97#define CONFIG_MXC_USB_FLAGS 0
98#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
99
100
101#if defined(CONFIG_CMD_DFU) || defined(CONFIG_CMD_USB_MASS_STORAGE)
102#define CONFIG_SYS_DFU_DATA_BUF_SIZE (16 * 1024 * 1024)
103#define DFU_DEFAULT_POLL_TIMEOUT 300
104
105
106#define CONFIG_G_DNL_UMS_VENDOR_NUM 0x0525
107#define CONFIG_G_DNL_UMS_PRODUCT_NUM 0xA4A5
108#endif
109#endif
110
111
112#define CONFIG_WATCHDOG_TIMEOUT_MSECS 60000
113
114
115#define CONFIG_ENV_OVERWRITE
116
117#define CONFIG_LOADADDR 0x12000000
118#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
119
120#ifndef CONFIG_SPL_BUILD
121#define CONFIG_EXTRA_ENV_SETTINGS \
122 "console=ttymxc0,115200\0" \
123 "fdt_addr=0x18000000\0" \
124 "fdt_high=0xffffffff\0" \
125 "initrd_high=0xffffffff\0" \
126 "kernel_addr_r=0x10008000\0" \
127 "fdt_addr_r=0x13000000\0" \
128 "ramdisk_addr_r=0x18000000\0" \
129 "scriptaddr=0x14000000\0" \
130 "fdtfile=imx6q-dhcom-pdk2.dtb\0"\
131 BOOTENV
132
133#define CONFIG_BOOTCOMMAND "run distro_bootcmd"
134
135#define BOOT_TARGET_DEVICES(func) \
136 func(MMC, mmc, 0) \
137 func(MMC, mmc, 2) \
138 func(USB, usb, 1) \
139 func(SATA, sata, 0) \
140 func(DHCP, dhcp, na)
141
142#include <config_distro_bootcmd.h>
143#endif
144
145
146#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
147
148#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
149#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
150#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
151
152#define CONFIG_SYS_INIT_SP_OFFSET \
153 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
154
155#define CONFIG_SYS_INIT_SP_ADDR \
156 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
157
158#define CONFIG_SYS_MEMTEST_START 0x10000000
159#define CONFIG_SYS_MEMTEST_END 0x20000000
160#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
161
162
163#define CONFIG_ENV_SIZE (16 * 1024)
164#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
165
166#if defined(CONFIG_ENV_IS_IN_SPI_FLASH)
167#define CONFIG_ENV_OFFSET (1024 * 1024)
168#define CONFIG_ENV_SECT_SIZE (64 * 1024)
169#define CONFIG_ENV_OFFSET_REDUND \
170 (CONFIG_ENV_OFFSET + CONFIG_ENV_SECT_SIZE)
171#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
172#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
173#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
174#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
175#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
176#endif
177
178#endif
179