1
2
3
4
5
6
7#ifndef __ASM_ARM_ARCH_PERIPH_H
8#define __ASM_ARM_ARCH_PERIPH_H
9
10
11
12
13
14
15
16enum periph_id {
17 UART_GPIOC_30_31 = 0,
18 UART_GPIOB_16_17,
19 ETH_GPIOB_10_31_C_0_4,
20 QSPI_CS_CLK_PAD,
21 PERIPH_ID_I2C0,
22 PERIPH_ID_I2C1,
23 PERIPH_ID_I2C2,
24 PERIPH_ID_I2C3,
25 PERIPH_ID_I2C4,
26 PERIPH_ID_I2C5,
27 PERIPH_ID_I2C6,
28 PERIPH_ID_I2C7,
29 PERIPH_ID_SPI0,
30 PERIPH_ID_SPI1,
31 PERIPH_ID_SPI2,
32 PERIPH_ID_SDMMC0,
33 PERIPH_ID_SDMMC1,
34 PERIPH_ID_SDMMC2,
35 PERIPH_ID_SDMMC3,
36 PERIPH_ID_I2S1,
37};
38
39enum periph_clock {
40 UART_CLOCK_CFG = 0,
41 ETH_CLOCK_CFG,
42 QSPI_CLOCK_CFG,
43};
44
45#endif
46