1
2
3
4
5
6
7
8
9#ifndef _MMC_H_
10#define _MMC_H_
11
12#include <linux/bitops.h>
13#include <linux/list.h>
14#include <linux/sizes.h>
15#include <linux/compiler.h>
16#include <linux/dma-direction.h>
17#include <part.h>
18
19struct bd_info;
20
21#if CONFIG_IS_ENABLED(MMC_HS200_SUPPORT)
22#define MMC_SUPPORTS_TUNING
23#endif
24#if CONFIG_IS_ENABLED(MMC_UHS_SUPPORT)
25#define MMC_SUPPORTS_TUNING
26#endif
27
28
29#define SD_VERSION_SD (1U << 31)
30#define MMC_VERSION_MMC (1U << 30)
31
32#define MAKE_SDMMC_VERSION(a, b, c) \
33 ((((u32)(a)) << 16) | ((u32)(b) << 8) | (u32)(c))
34#define MAKE_SD_VERSION(a, b, c) \
35 (SD_VERSION_SD | MAKE_SDMMC_VERSION(a, b, c))
36#define MAKE_MMC_VERSION(a, b, c) \
37 (MMC_VERSION_MMC | MAKE_SDMMC_VERSION(a, b, c))
38
39#define EXTRACT_SDMMC_MAJOR_VERSION(x) \
40 (((u32)(x) >> 16) & 0xff)
41#define EXTRACT_SDMMC_MINOR_VERSION(x) \
42 (((u32)(x) >> 8) & 0xff)
43#define EXTRACT_SDMMC_CHANGE_VERSION(x) \
44 ((u32)(x) & 0xff)
45
46#define SD_VERSION_3 MAKE_SD_VERSION(3, 0, 0)
47#define SD_VERSION_2 MAKE_SD_VERSION(2, 0, 0)
48#define SD_VERSION_1_0 MAKE_SD_VERSION(1, 0, 0)
49#define SD_VERSION_1_10 MAKE_SD_VERSION(1, 10, 0)
50
51#define MMC_VERSION_UNKNOWN MAKE_MMC_VERSION(0, 0, 0)
52#define MMC_VERSION_1_2 MAKE_MMC_VERSION(1, 2, 0)
53#define MMC_VERSION_1_4 MAKE_MMC_VERSION(1, 4, 0)
54#define MMC_VERSION_2_2 MAKE_MMC_VERSION(2, 2, 0)
55#define MMC_VERSION_3 MAKE_MMC_VERSION(3, 0, 0)
56#define MMC_VERSION_4 MAKE_MMC_VERSION(4, 0, 0)
57#define MMC_VERSION_4_1 MAKE_MMC_VERSION(4, 1, 0)
58#define MMC_VERSION_4_2 MAKE_MMC_VERSION(4, 2, 0)
59#define MMC_VERSION_4_3 MAKE_MMC_VERSION(4, 3, 0)
60#define MMC_VERSION_4_4 MAKE_MMC_VERSION(4, 4, 0)
61#define MMC_VERSION_4_41 MAKE_MMC_VERSION(4, 4, 1)
62#define MMC_VERSION_4_5 MAKE_MMC_VERSION(4, 5, 0)
63#define MMC_VERSION_5_0 MAKE_MMC_VERSION(5, 0, 0)
64#define MMC_VERSION_5_1 MAKE_MMC_VERSION(5, 1, 0)
65
66#define MMC_CAP(mode) (1 << mode)
67#define MMC_MODE_HS (MMC_CAP(MMC_HS) | MMC_CAP(SD_HS))
68#define MMC_MODE_HS_52MHz MMC_CAP(MMC_HS_52)
69#define MMC_MODE_DDR_52MHz MMC_CAP(MMC_DDR_52)
70#define MMC_MODE_HS200 MMC_CAP(MMC_HS_200)
71#define MMC_MODE_HS400 MMC_CAP(MMC_HS_400)
72#define MMC_MODE_HS400_ES MMC_CAP(MMC_HS_400_ES)
73
74#define MMC_CAP_NONREMOVABLE BIT(14)
75#define MMC_CAP_NEEDS_POLL BIT(15)
76#define MMC_CAP_CD_ACTIVE_HIGH BIT(16)
77
78#define MMC_MODE_8BIT BIT(30)
79#define MMC_MODE_4BIT BIT(29)
80#define MMC_MODE_1BIT BIT(28)
81#define MMC_MODE_SPI BIT(27)
82
83
84#define SD_DATA_4BIT 0x00040000
85
86#define IS_SD(x) ((x)->version & SD_VERSION_SD)
87#define IS_MMC(x) ((x)->version & MMC_VERSION_MMC)
88
89#define MMC_DATA_READ 1
90#define MMC_DATA_WRITE 2
91
92#define MMC_CMD_GO_IDLE_STATE 0
93#define MMC_CMD_SEND_OP_COND 1
94#define MMC_CMD_ALL_SEND_CID 2
95#define MMC_CMD_SET_RELATIVE_ADDR 3
96#define MMC_CMD_SET_DSR 4
97#define MMC_CMD_SWITCH 6
98#define MMC_CMD_SELECT_CARD 7
99#define MMC_CMD_SEND_EXT_CSD 8
100#define MMC_CMD_SEND_CSD 9
101#define MMC_CMD_SEND_CID 10
102#define MMC_CMD_STOP_TRANSMISSION 12
103#define MMC_CMD_SEND_STATUS 13
104#define MMC_CMD_SET_BLOCKLEN 16
105#define MMC_CMD_READ_SINGLE_BLOCK 17
106#define MMC_CMD_READ_MULTIPLE_BLOCK 18
107#define MMC_CMD_SEND_TUNING_BLOCK 19
108#define MMC_CMD_SEND_TUNING_BLOCK_HS200 21
109#define MMC_CMD_SET_BLOCK_COUNT 23
110#define MMC_CMD_WRITE_SINGLE_BLOCK 24
111#define MMC_CMD_WRITE_MULTIPLE_BLOCK 25
112#define MMC_CMD_ERASE_GROUP_START 35
113#define MMC_CMD_ERASE_GROUP_END 36
114#define MMC_CMD_ERASE 38
115#define MMC_CMD_APP_CMD 55
116#define MMC_CMD_SPI_READ_OCR 58
117#define MMC_CMD_SPI_CRC_ON_OFF 59
118#define MMC_CMD_RES_MAN 62
119
120#define MMC_CMD62_ARG1 0xefac62ec
121#define MMC_CMD62_ARG2 0xcbaea7
122
123
124#define SD_CMD_SEND_RELATIVE_ADDR 3
125#define SD_CMD_SWITCH_FUNC 6
126#define SD_CMD_SEND_IF_COND 8
127#define SD_CMD_SWITCH_UHS18V 11
128
129#define SD_CMD_APP_SET_BUS_WIDTH 6
130#define SD_CMD_APP_SD_STATUS 13
131#define SD_CMD_ERASE_WR_BLK_START 32
132#define SD_CMD_ERASE_WR_BLK_END 33
133#define SD_CMD_APP_SEND_OP_COND 41
134#define SD_CMD_APP_SEND_SCR 51
135
136static inline bool mmc_is_tuning_cmd(uint cmdidx)
137{
138 if ((cmdidx == MMC_CMD_SEND_TUNING_BLOCK_HS200) ||
139 (cmdidx == MMC_CMD_SEND_TUNING_BLOCK))
140 return true;
141 return false;
142}
143
144
145#define SD_HIGHSPEED_BUSY 0x00020000
146#define SD_HIGHSPEED_SUPPORTED 0x00020000
147
148#define UHS_SDR12_BUS_SPEED 0
149#define HIGH_SPEED_BUS_SPEED 1
150#define UHS_SDR25_BUS_SPEED 1
151#define UHS_SDR50_BUS_SPEED 2
152#define UHS_SDR104_BUS_SPEED 3
153#define UHS_DDR50_BUS_SPEED 4
154
155#define SD_MODE_UHS_SDR12 BIT(UHS_SDR12_BUS_SPEED)
156#define SD_MODE_UHS_SDR25 BIT(UHS_SDR25_BUS_SPEED)
157#define SD_MODE_UHS_SDR50 BIT(UHS_SDR50_BUS_SPEED)
158#define SD_MODE_UHS_SDR104 BIT(UHS_SDR104_BUS_SPEED)
159#define SD_MODE_UHS_DDR50 BIT(UHS_DDR50_BUS_SPEED)
160
161#define OCR_BUSY 0x80000000
162#define OCR_HCS 0x40000000
163#define OCR_S18R 0x1000000
164#define OCR_VOLTAGE_MASK 0x007FFF80
165#define OCR_ACCESS_MODE 0x60000000
166
167#define MMC_ERASE_ARG 0x00000000
168#define MMC_SECURE_ERASE_ARG 0x80000000
169#define MMC_TRIM_ARG 0x00000001
170#define MMC_DISCARD_ARG 0x00000003
171#define MMC_SECURE_TRIM1_ARG 0x80000001
172#define MMC_SECURE_TRIM2_ARG 0x80008000
173
174#define MMC_STATUS_MASK (~0x0206BF7F)
175#define MMC_STATUS_SWITCH_ERROR (1 << 7)
176#define MMC_STATUS_RDY_FOR_DATA (1 << 8)
177#define MMC_STATUS_CURR_STATE (0xf << 9)
178#define MMC_STATUS_ERROR (1 << 19)
179
180#define MMC_STATE_PRG (7 << 9)
181
182#define MMC_VDD_165_195 0x00000080
183#define MMC_VDD_20_21 0x00000100
184#define MMC_VDD_21_22 0x00000200
185#define MMC_VDD_22_23 0x00000400
186#define MMC_VDD_23_24 0x00000800
187#define MMC_VDD_24_25 0x00001000
188#define MMC_VDD_25_26 0x00002000
189#define MMC_VDD_26_27 0x00004000
190#define MMC_VDD_27_28 0x00008000
191#define MMC_VDD_28_29 0x00010000
192#define MMC_VDD_29_30 0x00020000
193#define MMC_VDD_30_31 0x00040000
194#define MMC_VDD_31_32 0x00080000
195#define MMC_VDD_32_33 0x00100000
196#define MMC_VDD_33_34 0x00200000
197#define MMC_VDD_34_35 0x00400000
198#define MMC_VDD_35_36 0x00800000
199
200#define MMC_SWITCH_MODE_CMD_SET 0x00
201#define MMC_SWITCH_MODE_SET_BITS 0x01
202
203
204#define MMC_SWITCH_MODE_CLEAR_BITS 0x02
205
206
207#define MMC_SWITCH_MODE_WRITE_BYTE 0x03
208
209#define SD_SWITCH_CHECK 0
210#define SD_SWITCH_SWITCH 1
211
212
213
214
215#define EXT_CSD_ENH_START_ADDR 136
216#define EXT_CSD_ENH_SIZE_MULT 140
217#define EXT_CSD_GP_SIZE_MULT 143
218#define EXT_CSD_PARTITION_SETTING 155
219#define EXT_CSD_PARTITIONS_ATTRIBUTE 156
220#define EXT_CSD_MAX_ENH_SIZE_MULT 157
221#define EXT_CSD_PARTITIONING_SUPPORT 160
222#define EXT_CSD_RST_N_FUNCTION 162
223#define EXT_CSD_BKOPS_EN 163
224#define EXT_CSD_WR_REL_PARAM 166
225#define EXT_CSD_WR_REL_SET 167
226#define EXT_CSD_RPMB_MULT 168
227#define EXT_CSD_USER_WP 171
228#define EXT_CSD_BOOT_WP 173
229#define EXT_CSD_BOOT_WP_STATUS 174
230#define EXT_CSD_ERASE_GROUP_DEF 175
231#define EXT_CSD_BOOT_BUS_WIDTH 177
232#define EXT_CSD_PART_CONF 179
233#define EXT_CSD_BUS_WIDTH 183
234#define EXT_CSD_STROBE_SUPPORT 184
235#define EXT_CSD_HS_TIMING 185
236#define EXT_CSD_REV 192
237#define EXT_CSD_CARD_TYPE 196
238#define EXT_CSD_PART_SWITCH_TIME 199
239#define EXT_CSD_SEC_CNT 212
240#define EXT_CSD_HC_WP_GRP_SIZE 221
241#define EXT_CSD_HC_ERASE_GRP_SIZE 224
242#define EXT_CSD_BOOT_MULT 226
243#define EXT_CSD_GENERIC_CMD6_TIME 248
244#define EXT_CSD_BKOPS_SUPPORT 502
245
246
247
248
249
250#define EXT_CSD_CMD_SET_NORMAL (1 << 0)
251#define EXT_CSD_CMD_SET_SECURE (1 << 1)
252#define EXT_CSD_CMD_SET_CPSECURE (1 << 2)
253
254#define EXT_CSD_CARD_TYPE_26 (1 << 0)
255#define EXT_CSD_CARD_TYPE_52 (1 << 1)
256#define EXT_CSD_CARD_TYPE_DDR_1_8V (1 << 2)
257#define EXT_CSD_CARD_TYPE_DDR_1_2V (1 << 3)
258#define EXT_CSD_CARD_TYPE_DDR_52 (EXT_CSD_CARD_TYPE_DDR_1_8V \
259 | EXT_CSD_CARD_TYPE_DDR_1_2V)
260
261#define EXT_CSD_CARD_TYPE_HS200_1_8V BIT(4)
262
263#define EXT_CSD_CARD_TYPE_HS200_1_2V BIT(5)
264
265#define EXT_CSD_CARD_TYPE_HS200 (EXT_CSD_CARD_TYPE_HS200_1_8V | \
266 EXT_CSD_CARD_TYPE_HS200_1_2V)
267#define EXT_CSD_CARD_TYPE_HS400_1_8V BIT(6)
268#define EXT_CSD_CARD_TYPE_HS400_1_2V BIT(7)
269#define EXT_CSD_CARD_TYPE_HS400 (EXT_CSD_CARD_TYPE_HS400_1_8V | \
270 EXT_CSD_CARD_TYPE_HS400_1_2V)
271
272#define EXT_CSD_BUS_WIDTH_1 0
273#define EXT_CSD_BUS_WIDTH_4 1
274#define EXT_CSD_BUS_WIDTH_8 2
275#define EXT_CSD_DDR_BUS_WIDTH_4 5
276#define EXT_CSD_DDR_BUS_WIDTH_8 6
277#define EXT_CSD_DDR_FLAG BIT(2)
278#define EXT_CSD_BUS_WIDTH_STROBE BIT(7)
279
280#define EXT_CSD_TIMING_LEGACY 0
281#define EXT_CSD_TIMING_HS 1
282#define EXT_CSD_TIMING_HS200 2
283#define EXT_CSD_TIMING_HS400 3
284#define EXT_CSD_DRV_STR_SHIFT 4
285
286#define EXT_CSD_BOOT_ACK_ENABLE (1 << 6)
287#define EXT_CSD_BOOT_PARTITION_ENABLE (1 << 3)
288#define EXT_CSD_PARTITION_ACCESS_ENABLE (1 << 0)
289#define EXT_CSD_PARTITION_ACCESS_DISABLE (0 << 0)
290
291#define EXT_CSD_BOOT_ACK(x) (x << 6)
292#define EXT_CSD_BOOT_PART_NUM(x) (x << 3)
293#define EXT_CSD_PARTITION_ACCESS(x) (x << 0)
294
295#define EXT_CSD_EXTRACT_BOOT_ACK(x) (((x) >> 6) & 0x1)
296#define EXT_CSD_EXTRACT_BOOT_PART(x) (((x) >> 3) & 0x7)
297#define EXT_CSD_EXTRACT_PARTITION_ACCESS(x) ((x) & 0x7)
298
299#define EXT_CSD_BOOT_BUS_WIDTH_MODE(x) (x << 3)
300#define EXT_CSD_BOOT_BUS_WIDTH_RESET(x) (x << 2)
301#define EXT_CSD_BOOT_BUS_WIDTH_WIDTH(x) (x)
302
303#define EXT_CSD_PARTITION_SETTING_COMPLETED (1 << 0)
304
305#define EXT_CSD_ENH_USR (1 << 0)
306#define EXT_CSD_ENH_GP(x) (1 << ((x)+1))
307
308#define EXT_CSD_HS_CTRL_REL (1 << 0)
309
310#define EXT_CSD_WR_DATA_REL_USR (1 << 0)
311#define EXT_CSD_WR_DATA_REL_GP(x) (1 << ((x)+1))
312
313#define R1_ILLEGAL_COMMAND (1 << 22)
314#define R1_APP_CMD (1 << 5)
315
316#define MMC_RSP_PRESENT (1 << 0)
317#define MMC_RSP_136 (1 << 1)
318#define MMC_RSP_CRC (1 << 2)
319#define MMC_RSP_BUSY (1 << 3)
320#define MMC_RSP_OPCODE (1 << 4)
321
322#define MMC_RSP_NONE (0)
323#define MMC_RSP_R1 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
324#define MMC_RSP_R1b (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE| \
325 MMC_RSP_BUSY)
326#define MMC_RSP_R2 (MMC_RSP_PRESENT|MMC_RSP_136|MMC_RSP_CRC)
327#define MMC_RSP_R3 (MMC_RSP_PRESENT)
328#define MMC_RSP_R4 (MMC_RSP_PRESENT)
329#define MMC_RSP_R5 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
330#define MMC_RSP_R6 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
331#define MMC_RSP_R7 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
332
333#define MMCPART_NOAVAILABLE (0xff)
334#define PART_ACCESS_MASK (0x7)
335#define PART_SUPPORT (0x1)
336#define ENHNCD_SUPPORT (0x2)
337#define PART_ENH_ATTRIB (0x1f)
338
339#define MMC_QUIRK_RETRY_SEND_CID BIT(0)
340#define MMC_QUIRK_RETRY_SET_BLOCKLEN BIT(1)
341#define MMC_QUIRK_RETRY_APP_CMD BIT(2)
342
343enum mmc_voltage {
344 MMC_SIGNAL_VOLTAGE_000 = 0,
345 MMC_SIGNAL_VOLTAGE_120 = 1,
346 MMC_SIGNAL_VOLTAGE_180 = 2,
347 MMC_SIGNAL_VOLTAGE_330 = 4,
348};
349
350#define MMC_ALL_SIGNAL_VOLTAGE (MMC_SIGNAL_VOLTAGE_120 |\
351 MMC_SIGNAL_VOLTAGE_180 |\
352 MMC_SIGNAL_VOLTAGE_330)
353
354
355#define MMC_MAX_BLOCK_LEN 512
356
357
358
359
360#define MMC_NUM_BOOT_PARTITION 2
361#define MMC_PART_RPMB 3
362
363
364#define MMC_TIMING_LEGACY 0
365#define MMC_TIMING_MMC_HS 1
366#define MMC_TIMING_SD_HS 2
367#define MMC_TIMING_UHS_SDR12 3
368#define MMC_TIMING_UHS_SDR25 4
369#define MMC_TIMING_UHS_SDR50 5
370#define MMC_TIMING_UHS_SDR104 6
371#define MMC_TIMING_UHS_DDR50 7
372#define MMC_TIMING_MMC_DDR52 8
373#define MMC_TIMING_MMC_HS200 9
374#define MMC_TIMING_MMC_HS400 10
375
376
377
378
379
380
381struct mmc_uclass_priv {
382 struct mmc *mmc;
383};
384
385
386
387
388
389
390
391
392
393
394struct mmc *mmc_get_mmc_dev(const struct udevice *dev);
395
396
397
398struct mmc_cid {
399 unsigned long psn;
400 unsigned short oid;
401 unsigned char mid;
402 unsigned char prv;
403 unsigned char mdt;
404 char pnm[7];
405};
406
407struct mmc_cmd {
408 ushort cmdidx;
409 uint resp_type;
410 uint cmdarg;
411 uint response[4];
412};
413
414struct mmc_data {
415 union {
416 char *dest;
417 const char *src;
418 };
419 uint flags;
420 uint blocks;
421 uint blocksize;
422};
423
424
425struct mmc;
426
427#if CONFIG_IS_ENABLED(DM_MMC)
428struct dm_mmc_ops {
429
430
431
432
433
434
435
436 int (*deferred_probe)(struct udevice *dev);
437
438
439
440
441
442
443
444 int (*reinit)(struct udevice *dev);
445
446
447
448
449
450
451
452
453 int (*send_cmd)(struct udevice *dev, struct mmc_cmd *cmd,
454 struct mmc_data *data);
455
456
457
458
459
460
461
462 int (*set_ios)(struct udevice *dev);
463
464
465
466
467
468
469
470 int (*get_cd)(struct udevice *dev);
471
472
473
474
475
476
477
478 int (*get_wp)(struct udevice *dev);
479
480#ifdef MMC_SUPPORTS_TUNING
481
482
483
484
485
486
487
488 int (*execute_tuning)(struct udevice *dev, uint opcode);
489#endif
490
491
492
493
494
495
496
497
498
499
500 int (*wait_dat0)(struct udevice *dev, int state, int timeout_us);
501
502#if CONFIG_IS_ENABLED(MMC_HS400_ES_SUPPORT)
503
504 int (*set_enhanced_strobe)(struct udevice *dev);
505#endif
506
507
508
509
510
511
512
513
514
515 int (*host_power_cycle)(struct udevice *dev);
516
517
518
519
520
521
522
523
524
525
526
527
528 int (*get_b_max)(struct udevice *dev, void *dst, lbaint_t blkcnt);
529
530
531
532
533
534
535
536 int (*hs400_prepare_ddr)(struct udevice *dev);
537};
538
539#define mmc_get_ops(dev) ((struct dm_mmc_ops *)(dev)->driver->ops)
540
541int dm_mmc_send_cmd(struct udevice *dev, struct mmc_cmd *cmd,
542 struct mmc_data *data);
543int dm_mmc_set_ios(struct udevice *dev);
544int dm_mmc_get_cd(struct udevice *dev);
545int dm_mmc_get_wp(struct udevice *dev);
546int dm_mmc_execute_tuning(struct udevice *dev, uint opcode);
547int dm_mmc_wait_dat0(struct udevice *dev, int state, int timeout_us);
548int dm_mmc_host_power_cycle(struct udevice *dev);
549int dm_mmc_deferred_probe(struct udevice *dev);
550int dm_mmc_reinit(struct udevice *dev);
551int dm_mmc_get_b_max(struct udevice *dev, void *dst, lbaint_t blkcnt);
552
553
554int mmc_set_ios(struct mmc *mmc);
555int mmc_getcd(struct mmc *mmc);
556int mmc_getwp(struct mmc *mmc);
557int mmc_execute_tuning(struct mmc *mmc, uint opcode);
558int mmc_wait_dat0(struct mmc *mmc, int state, int timeout_us);
559int mmc_set_enhanced_strobe(struct mmc *mmc);
560int mmc_host_power_cycle(struct mmc *mmc);
561int mmc_deferred_probe(struct mmc *mmc);
562int mmc_reinit(struct mmc *mmc);
563int mmc_get_b_max(struct mmc *mmc, void *dst, lbaint_t blkcnt);
564int mmc_hs400_prepare_ddr(struct mmc *mmc);
565#else
566struct mmc_ops {
567 int (*send_cmd)(struct mmc *mmc,
568 struct mmc_cmd *cmd, struct mmc_data *data);
569 int (*set_ios)(struct mmc *mmc);
570 int (*init)(struct mmc *mmc);
571 int (*getcd)(struct mmc *mmc);
572 int (*getwp)(struct mmc *mmc);
573 int (*host_power_cycle)(struct mmc *mmc);
574 int (*get_b_max)(struct mmc *mmc, void *dst, lbaint_t blkcnt);
575};
576
577static inline int mmc_hs400_prepare_ddr(struct mmc *mmc)
578{
579 return 0;
580}
581#endif
582
583struct mmc_config {
584 const char *name;
585#if !CONFIG_IS_ENABLED(DM_MMC)
586 const struct mmc_ops *ops;
587#endif
588 uint host_caps;
589 uint voltages;
590 uint f_min;
591 uint f_max;
592 uint b_max;
593 unsigned char part_type;
594};
595
596struct sd_ssr {
597 unsigned int au;
598 unsigned int erase_timeout;
599 unsigned int erase_offset;
600};
601
602enum bus_mode {
603 MMC_LEGACY,
604 MMC_HS,
605 SD_HS,
606 MMC_HS_52,
607 MMC_DDR_52,
608 UHS_SDR12,
609 UHS_SDR25,
610 UHS_SDR50,
611 UHS_DDR50,
612 UHS_SDR104,
613 MMC_HS_200,
614 MMC_HS_400,
615 MMC_HS_400_ES,
616 MMC_MODES_END
617};
618
619const char *mmc_mode_name(enum bus_mode mode);
620void mmc_dump_capabilities(const char *text, uint caps);
621
622static inline bool mmc_is_mode_ddr(enum bus_mode mode)
623{
624 if (mode == MMC_DDR_52)
625 return true;
626#if CONFIG_IS_ENABLED(MMC_UHS_SUPPORT)
627 else if (mode == UHS_DDR50)
628 return true;
629#endif
630#if CONFIG_IS_ENABLED(MMC_HS400_SUPPORT)
631 else if (mode == MMC_HS_400)
632 return true;
633#endif
634#if CONFIG_IS_ENABLED(MMC_HS400_ES_SUPPORT)
635 else if (mode == MMC_HS_400_ES)
636 return true;
637#endif
638 else
639 return false;
640}
641
642#define UHS_CAPS (MMC_CAP(UHS_SDR12) | MMC_CAP(UHS_SDR25) | \
643 MMC_CAP(UHS_SDR50) | MMC_CAP(UHS_SDR104) | \
644 MMC_CAP(UHS_DDR50))
645
646static inline bool supports_uhs(uint caps)
647{
648#if CONFIG_IS_ENABLED(MMC_UHS_SUPPORT)
649 return (caps & UHS_CAPS) ? true : false;
650#else
651 return false;
652#endif
653}
654
655
656
657
658
659
660
661struct mmc {
662#if !CONFIG_IS_ENABLED(BLK)
663 struct list_head link;
664#endif
665 const struct mmc_config *cfg;
666 uint version;
667 void *priv;
668 uint has_init;
669 int high_capacity;
670 bool clk_disable;
671 uint bus_width;
672 uint clock;
673 uint saved_clock;
674 enum mmc_voltage signal_voltage;
675 uint card_caps;
676 uint host_caps;
677 uint ocr;
678 uint dsr;
679 uint dsr_imp;
680 uint scr[2];
681 uint csd[4];
682 uint cid[4];
683 ushort rca;
684 u8 part_support;
685 u8 part_attr;
686 u8 wr_rel_set;
687 u8 part_config;
688 u8 gen_cmd6_time;
689 u8 part_switch_time;
690 uint tran_speed;
691 uint legacy_speed;
692 uint read_bl_len;
693#if CONFIG_IS_ENABLED(MMC_WRITE)
694 uint write_bl_len;
695 uint erase_grp_size;
696#endif
697#if CONFIG_IS_ENABLED(MMC_HW_PARTITIONING)
698 uint hc_wp_grp_size;
699#endif
700#if CONFIG_IS_ENABLED(MMC_WRITE)
701 struct sd_ssr ssr;
702#endif
703 u64 capacity;
704 u64 capacity_user;
705 u64 capacity_boot;
706 u64 capacity_rpmb;
707 u64 capacity_gp[4];
708#ifndef CONFIG_SPL_BUILD
709 u64 enh_user_start;
710 u64 enh_user_size;
711#endif
712#if !CONFIG_IS_ENABLED(BLK)
713 struct blk_desc block_dev;
714#endif
715 char op_cond_pending;
716 char init_in_progress;
717 char preinit;
718 int ddr_mode;
719#if CONFIG_IS_ENABLED(DM_MMC)
720 struct udevice *dev;
721#if CONFIG_IS_ENABLED(DM_REGULATOR)
722 struct udevice *vmmc_supply;
723 struct udevice *vqmmc_supply;
724#endif
725#endif
726 u8 *ext_csd;
727 u32 cardtype;
728 enum mmc_voltage current_voltage;
729 enum bus_mode selected_mode;
730 enum bus_mode best_mode;
731
732
733
734
735 u32 quirks;
736 u8 hs400_tuning;
737};
738
739struct mmc_hwpart_conf {
740 struct {
741 uint enh_start;
742 uint enh_size;
743 unsigned wr_rel_change : 1;
744 unsigned wr_rel_set : 1;
745 } user;
746 struct {
747 uint size;
748 unsigned enhanced : 1;
749 unsigned wr_rel_change : 1;
750 unsigned wr_rel_set : 1;
751 } gp_part[4];
752};
753
754enum mmc_hwpart_conf_mode {
755 MMC_HWPART_CONF_CHECK,
756 MMC_HWPART_CONF_SET,
757 MMC_HWPART_CONF_COMPLETE,
758};
759
760struct mmc *mmc_create(const struct mmc_config *cfg, void *priv);
761
762
763
764
765
766
767
768
769
770
771
772
773int mmc_bind(struct udevice *dev, struct mmc *mmc,
774 const struct mmc_config *cfg);
775void mmc_destroy(struct mmc *mmc);
776
777
778
779
780
781
782
783int mmc_unbind(struct udevice *dev);
784int mmc_initialize(struct bd_info *bis);
785int mmc_init_device(int num);
786int mmc_init(struct mmc *mmc);
787int mmc_send_tuning(struct mmc *mmc, u32 opcode, int *cmd_error);
788
789#if CONFIG_IS_ENABLED(MMC_UHS_SUPPORT) || \
790 CONFIG_IS_ENABLED(MMC_HS200_SUPPORT) || \
791 CONFIG_IS_ENABLED(MMC_HS400_SUPPORT)
792int mmc_deinit(struct mmc *mmc);
793#endif
794
795
796
797
798
799
800
801
802int mmc_of_parse(struct udevice *dev, struct mmc_config *cfg);
803
804int mmc_read(struct mmc *mmc, u64 src, uchar *dst, int size);
805
806
807
808
809
810
811
812int mmc_voltage_to_mv(enum mmc_voltage voltage);
813
814
815
816
817
818
819
820
821int mmc_set_clock(struct mmc *mmc, uint clock, bool disable);
822
823#define MMC_CLK_ENABLE false
824#define MMC_CLK_DISABLE true
825
826struct mmc *find_mmc_device(int dev_num);
827int mmc_set_dev(int dev_num);
828void print_mmc_devices(char separator);
829
830
831
832
833
834
835int get_mmc_num(void);
836int mmc_switch_part(struct mmc *mmc, unsigned int part_num);
837int mmc_hwpart_config(struct mmc *mmc, const struct mmc_hwpart_conf *conf,
838 enum mmc_hwpart_conf_mode mode);
839
840#if !CONFIG_IS_ENABLED(DM_MMC)
841int mmc_getcd(struct mmc *mmc);
842int board_mmc_getcd(struct mmc *mmc);
843int mmc_getwp(struct mmc *mmc);
844int board_mmc_getwp(struct mmc *mmc);
845#endif
846
847int mmc_set_dsr(struct mmc *mmc, u16 val);
848
849int mmc_boot_partition_size_change(struct mmc *mmc, unsigned long bootsize,
850 unsigned long rpmbsize);
851
852int mmc_set_part_conf(struct mmc *mmc, u8 ack, u8 part_num, u8 access);
853
854int mmc_set_boot_bus_width(struct mmc *mmc, u8 width, u8 reset, u8 mode);
855
856int mmc_set_rst_n_function(struct mmc *mmc, u8 enable);
857
858int mmc_rpmb_set_key(struct mmc *mmc, void *key);
859int mmc_rpmb_get_counter(struct mmc *mmc, unsigned long *counter);
860int mmc_rpmb_read(struct mmc *mmc, void *addr, unsigned short blk,
861 unsigned short cnt, unsigned char *key);
862int mmc_rpmb_write(struct mmc *mmc, void *addr, unsigned short blk,
863 unsigned short cnt, unsigned char *key);
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880int mmc_rpmb_route_frames(struct mmc *mmc, void *req, unsigned long reqlen,
881 void *rsp, unsigned long rsplen);
882
883#ifdef CONFIG_CMD_BKOPS_ENABLE
884int mmc_set_bkops_enable(struct mmc *mmc);
885#endif
886
887
888
889
890
891
892
893
894
895int mmc_get_op_cond(struct mmc *mmc);
896
897
898
899
900
901
902
903
904
905
906int mmc_start_init(struct mmc *mmc);
907
908
909
910
911
912
913
914
915
916
917
918
919
920void mmc_set_preinit(struct mmc *mmc, int preinit);
921
922#ifdef CONFIG_MMC_SPI
923#define mmc_host_is_spi(mmc) ((mmc)->cfg->host_caps & MMC_MODE_SPI)
924#else
925#define mmc_host_is_spi(mmc) 0
926#endif
927
928#define mmc_dev(x) ((x)->dev)
929
930void board_mmc_power_init(void);
931int board_mmc_init(struct bd_info *bis);
932int cpu_mmc_init(struct bd_info *bis);
933int mmc_get_env_addr(struct mmc *mmc, int copy, u32 *env_addr);
934# ifdef CONFIG_SYS_MMC_ENV_PART
935extern uint mmc_get_env_part(struct mmc *mmc);
936# endif
937int mmc_get_env_dev(void);
938
939
940#define MMC_MIN_PART_SWITCH_TIME 30
941
942
943#ifndef CONFIG_SYS_MMC_MAX_BLK_COUNT
944#define CONFIG_SYS_MMC_MAX_BLK_COUNT 65535
945#endif
946
947
948
949
950
951
952
953struct blk_desc *mmc_get_blk_desc(struct mmc *mmc);
954
955
956
957
958
959
960
961
962
963
964int mmc_send_ext_csd(struct mmc *mmc, u8 *ext_csd);
965
966
967
968
969
970
971
972
973int mmc_boot_wp(struct mmc *mmc);
974
975static inline enum dma_data_direction mmc_get_dma_dir(struct mmc_data *data)
976{
977 return data->flags & MMC_DATA_WRITE ? DMA_TO_DEVICE : DMA_FROM_DEVICE;
978}
979
980#endif
981