1
2
3
4
5
6
7
8
9#include <common.h>
10#include <dm.h>
11#include <init.h>
12#include <malloc.h>
13#include <asm/global_data.h>
14#include <asm/io.h>
15#include <asm/arch/imx-regs.h>
16#include <asm/arch/sys_proto.h>
17#include <asm/arch/crm_regs.h>
18#include <asm/arch/clock.h>
19#include <asm/arch/iomux-mx53.h>
20#include <asm/mach-imx/boot_mode.h>
21#include <asm/mach-imx/mx5_video.h>
22#include <asm/mach-imx/video.h>
23#include <asm/gpio.h>
24#include <asm/spl.h>
25#include <env.h>
26#include <fdt_support.h>
27#include <fsl_esdhc_imx.h>
28#include <gzip.h>
29#include <i2c.h>
30#include <ipu_pixfmt.h>
31#include <linux/bitops.h>
32#include <linux/errno.h>
33#include <linux/fb.h>
34#include <mmc.h>
35#include <netdev.h>
36#include <spl.h>
37#include <splash.h>
38#include <usb/ehci-ci.h>
39#include <video_console.h>
40
41DECLARE_GLOBAL_DATA_PTR;
42
43static u32 mx53_dram_size[2];
44
45ulong board_get_usable_ram_top(ulong total_size)
46{
47
48
49
50
51
52
53
54
55
56
57
58 return PHYS_SDRAM_2 + mx53_dram_size[1];
59}
60
61int dram_init(void)
62{
63 mx53_dram_size[0] = get_ram_size((void *)PHYS_SDRAM_1, 1 << 30);
64 mx53_dram_size[1] = get_ram_size((void *)PHYS_SDRAM_2, 1 << 30);
65
66 gd->ram_size = mx53_dram_size[0] + mx53_dram_size[1];
67
68 return 0;
69}
70
71int dram_init_banksize(void)
72{
73 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
74 gd->bd->bi_dram[0].size = mx53_dram_size[0];
75
76 gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
77 gd->bd->bi_dram[1].size = mx53_dram_size[1];
78
79 return 0;
80}
81
82static void setup_iomux_uart(void)
83{
84 static const iomux_v3_cfg_t uart_pads[] = {
85 MX53_PAD_PATA_DMACK__UART1_RXD_MUX,
86 MX53_PAD_PATA_DIOW__UART1_TXD_MUX,
87 };
88
89 imx_iomux_v3_setup_multiple_pads(uart_pads, ARRAY_SIZE(uart_pads));
90}
91
92static void setup_iomux_fec(void)
93{
94 static const iomux_v3_cfg_t fec_pads[] = {
95
96 NEW_PAD_CTRL(MX53_PAD_FEC_MDIO__FEC_MDIO, PAD_CTL_HYS |
97 PAD_CTL_DSE_HIGH | PAD_CTL_PUS_22K_UP | PAD_CTL_ODE),
98 NEW_PAD_CTRL(MX53_PAD_FEC_MDC__FEC_MDC, PAD_CTL_DSE_HIGH),
99
100
101 NEW_PAD_CTRL(MX53_PAD_FEC_CRS_DV__FEC_RX_DV,
102 PAD_CTL_HYS | PAD_CTL_PKE),
103 NEW_PAD_CTRL(MX53_PAD_FEC_REF_CLK__FEC_TX_CLK,
104 PAD_CTL_HYS | PAD_CTL_PKE),
105 NEW_PAD_CTRL(MX53_PAD_FEC_RX_ER__FEC_RX_ER,
106 PAD_CTL_HYS | PAD_CTL_PKE),
107 NEW_PAD_CTRL(MX53_PAD_FEC_TX_EN__FEC_TX_EN, PAD_CTL_DSE_HIGH),
108 NEW_PAD_CTRL(MX53_PAD_FEC_RXD0__FEC_RDATA_0,
109 PAD_CTL_HYS | PAD_CTL_PKE),
110 NEW_PAD_CTRL(MX53_PAD_FEC_RXD1__FEC_RDATA_1,
111 PAD_CTL_HYS | PAD_CTL_PKE),
112 NEW_PAD_CTRL(MX53_PAD_FEC_TXD0__FEC_TDATA_0, PAD_CTL_DSE_HIGH),
113 NEW_PAD_CTRL(MX53_PAD_FEC_TXD1__FEC_TDATA_1, PAD_CTL_DSE_HIGH),
114
115
116 NEW_PAD_CTRL(MX53_PAD_KEY_COL0__FEC_RDATA_3,
117 PAD_CTL_HYS | PAD_CTL_PKE),
118 NEW_PAD_CTRL(MX53_PAD_KEY_ROW0__FEC_TX_ER,
119 PAD_CTL_HYS | PAD_CTL_PKE),
120 NEW_PAD_CTRL(MX53_PAD_KEY_COL1__FEC_RX_CLK,
121 PAD_CTL_HYS | PAD_CTL_PKE),
122 NEW_PAD_CTRL(MX53_PAD_KEY_ROW1__FEC_COL,
123 PAD_CTL_HYS | PAD_CTL_PKE),
124 NEW_PAD_CTRL(MX53_PAD_KEY_COL2__FEC_RDATA_2,
125 PAD_CTL_HYS | PAD_CTL_PKE),
126 NEW_PAD_CTRL(MX53_PAD_KEY_ROW2__FEC_TDATA_2, PAD_CTL_DSE_HIGH),
127 NEW_PAD_CTRL(MX53_PAD_KEY_COL3__FEC_CRS,
128 PAD_CTL_HYS | PAD_CTL_PKE),
129 NEW_PAD_CTRL(MX53_PAD_GPIO_19__FEC_TDATA_3, PAD_CTL_DSE_HIGH),
130 };
131
132 imx_iomux_v3_setup_multiple_pads(fec_pads, ARRAY_SIZE(fec_pads));
133}
134
135#ifdef CONFIG_FSL_ESDHC_IMX
136struct fsl_esdhc_cfg esdhc_cfg = {
137 MMC_SDHC1_BASE_ADDR,
138};
139
140int board_mmc_getcd(struct mmc *mmc)
141{
142 imx_iomux_v3_setup_pad(MX53_PAD_GPIO_1__GPIO1_1);
143 gpio_direction_input(IMX_GPIO_NR(1, 1));
144
145 return !gpio_get_value(IMX_GPIO_NR(1, 1));
146}
147
148#define SD_CMD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_DSE_HIGH | \
149 PAD_CTL_PUS_100K_UP)
150#define SD_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
151 PAD_CTL_DSE_HIGH)
152
153int board_mmc_init(struct bd_info *bis)
154{
155 static const iomux_v3_cfg_t sd1_pads[] = {
156 NEW_PAD_CTRL(MX53_PAD_SD1_CMD__ESDHC1_CMD, SD_CMD_PAD_CTRL),
157 NEW_PAD_CTRL(MX53_PAD_SD1_CLK__ESDHC1_CLK, SD_PAD_CTRL),
158 NEW_PAD_CTRL(MX53_PAD_SD1_DATA0__ESDHC1_DAT0, SD_PAD_CTRL),
159 NEW_PAD_CTRL(MX53_PAD_SD1_DATA1__ESDHC1_DAT1, SD_PAD_CTRL),
160 NEW_PAD_CTRL(MX53_PAD_SD1_DATA2__ESDHC1_DAT2, SD_PAD_CTRL),
161 NEW_PAD_CTRL(MX53_PAD_SD1_DATA3__ESDHC1_DAT3, SD_PAD_CTRL),
162 };
163
164 esdhc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
165
166 imx_iomux_v3_setup_multiple_pads(sd1_pads, ARRAY_SIZE(sd1_pads));
167
168 return fsl_esdhc_initialize(bis, &esdhc_cfg);
169}
170#endif
171
172static void enable_lvds_clock(struct display_info_t const *dev, const u8 hclk)
173{
174 static struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)MXC_CCM_BASE;
175 int ret;
176
177
178 gpio_direction_output(IMX_GPIO_NR(6, 0), 1);
179
180
181
182
183
184 ret = mxc_set_clock(MXC_HCLK, hclk, MXC_LDB_CLK);
185 if (ret)
186 puts("IPU: Failed to configure LDB clock\n");
187
188
189 clrsetbits_le32(&mxc_ccm->cscmr2,
190 (0x7 << 26) | BIT(10) | BIT(8),
191 (0x5 << 26) | BIT(10) | BIT(8));
192
193
194 writel(0x201, 0x53fa8008);
195}
196
197static void enable_lvds_etm0430g0dh6(struct display_info_t const *dev)
198{
199 gpio_request(IMX_GPIO_NR(6, 0), "LCD");
200
201
202 gpio_direction_output(IMX_GPIO_NR(6, 0), 1);
203
204
205
206
207
208 enable_lvds_clock(dev, 63);
209}
210
211static void enable_lvds_etm0700g0dh6(struct display_info_t const *dev)
212{
213 gpio_request(IMX_GPIO_NR(6, 0), "LCD");
214
215
216
217
218
219 enable_lvds_clock(dev, 233);
220
221
222 gpio_direction_output(IMX_GPIO_NR(6, 0), 1);
223}
224
225static const char *lvds_compat_string;
226
227static int detect_lvds(struct display_info_t const *dev)
228{
229 u8 touchid[23];
230 u8 *touchptr = &touchid[0];
231 int ret;
232
233 ret = i2c_set_bus_num(0);
234 if (ret)
235 return 0;
236
237
238 ret = i2c_read(0x38, 0xbb, 1, touchid, sizeof(touchid));
239 if (ret)
240 return 0;
241
242
243 if (*touchptr == 0xbb)
244 touchptr++;
245
246
247 touchptr += 2;
248
249 ret = !memcmp(touchptr, &dev->mode.name[7], 4);
250 if (ret)
251 lvds_compat_string = dev->mode.name;
252
253 return ret;
254}
255
256void board_preboot_os(void)
257{
258
259 gpio_direction_output(IMX_GPIO_NR(6, 0), 0);
260}
261
262int ft_board_setup(void *blob, struct bd_info *bd)
263{
264 if (lvds_compat_string)
265 do_fixup_by_path_string(blob, "/panel", "compatible",
266 lvds_compat_string);
267
268 return 0;
269}
270
271struct display_info_t const displays[] = {
272 {
273 .bus = 0,
274 .addr = 0,
275 .detect = detect_lvds,
276 .enable = enable_lvds_etm0430g0dh6,
277 .pixfmt = IPU_PIX_FMT_RGB666,
278 .mode = {
279 .name = "edt,etm0430g0dh6",
280 .refresh = 60,
281 .xres = 480,
282 .yres = 272,
283 .pixclock = 111111,
284 .left_margin = 2,
285 .right_margin = 2,
286 .upper_margin = 2,
287 .lower_margin = 2,
288 .hsync_len = 41,
289 .vsync_len = 10,
290 .sync = 0x40000000,
291 .vmode = FB_VMODE_NONINTERLACED
292 }
293 }, {
294 .bus = 0,
295 .addr = 0,
296 .detect = detect_lvds,
297 .enable = enable_lvds_etm0700g0dh6,
298 .pixfmt = IPU_PIX_FMT_RGB666,
299 .mode = {
300 .name = "edt,etm0700g0dh6",
301 .refresh = 60,
302 .xres = 800,
303 .yres = 480,
304 .pixclock = 30048,
305 .left_margin = 40,
306 .right_margin = 88,
307 .upper_margin = 10,
308 .lower_margin = 33,
309 .hsync_len = 128,
310 .vsync_len = 2,
311 .sync = FB_SYNC_EXT,
312 .vmode = FB_VMODE_NONINTERLACED
313 }
314 }
315};
316
317size_t display_count = ARRAY_SIZE(displays);
318
319#ifdef CONFIG_SPLASH_SCREEN
320static struct splash_location default_splash_locations[] = {
321 {
322 .name = "mmc_fs",
323 .storage = SPLASH_STORAGE_MMC,
324 .flags = SPLASH_STORAGE_FS,
325 .devpart = "0:1",
326 },
327};
328
329int splash_screen_prepare(void)
330{
331 return splash_source_load(default_splash_locations,
332 ARRAY_SIZE(default_splash_locations));
333}
334#endif
335
336int board_late_init(void)
337{
338#ifdef CONFIG_CMD_BMODE
339 add_board_boot_modes(NULL);
340#endif
341
342#if defined(CONFIG_VIDEO_IPUV3)
343 struct udevice *dev;
344 int xpos, ypos, ret;
345 char *s;
346 void *dst;
347 ulong addr, len;
348
349 splash_get_pos(&xpos, &ypos);
350
351 s = env_get("splashimage");
352 if (!s)
353 return 0;
354
355 addr = hextoul(s, NULL);
356 dst = malloc(CONFIG_SYS_VIDEO_LOGO_MAX_SIZE);
357 if (!dst)
358 return -ENOMEM;
359
360 ret = splash_screen_prepare();
361 if (ret < 0)
362 goto splasherr;
363
364 len = CONFIG_SYS_VIDEO_LOGO_MAX_SIZE;
365 ret = gunzip(dst + 2, CONFIG_SYS_VIDEO_LOGO_MAX_SIZE - 2,
366 (uchar *)addr, &len);
367 if (ret) {
368 printf("Error: no valid bmp or bmp.gz image at %lx\n", addr);
369 goto splasherr;
370 }
371
372 ret = uclass_get_device(UCLASS_VIDEO, 0, &dev);
373 if (ret)
374 goto splasherr;
375
376 ret = video_bmp_display(dev, (ulong)dst + 2, xpos, ypos, true);
377 if (ret)
378 goto splasherr;
379
380 return 0;
381
382splasherr:
383 free(dst);
384#endif
385 return 0;
386}
387
388#define I2C_PAD_CTRL (PAD_CTL_SRE_FAST | PAD_CTL_DSE_HIGH | \
389 PAD_CTL_PUS_100K_UP | PAD_CTL_ODE)
390
391static void setup_iomux_i2c(void)
392{
393 static const iomux_v3_cfg_t i2c_pads[] = {
394
395 NEW_PAD_CTRL(MX53_PAD_EIM_D28__I2C1_SDA, I2C_PAD_CTRL),
396 NEW_PAD_CTRL(MX53_PAD_EIM_D21__I2C1_SCL, I2C_PAD_CTRL),
397
398 NEW_PAD_CTRL(MX53_PAD_EIM_D16__I2C2_SDA, I2C_PAD_CTRL),
399 NEW_PAD_CTRL(MX53_PAD_EIM_EB2__I2C2_SCL, I2C_PAD_CTRL),
400 };
401
402 imx_iomux_v3_setup_multiple_pads(i2c_pads, ARRAY_SIZE(i2c_pads));
403}
404
405static void setup_iomux_video(void)
406{
407 static const iomux_v3_cfg_t lcd_pads[] = {
408 MX53_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3,
409 MX53_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK,
410 MX53_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2,
411 MX53_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1,
412 MX53_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0,
413 };
414
415 imx_iomux_v3_setup_multiple_pads(lcd_pads, ARRAY_SIZE(lcd_pads));
416}
417
418static void setup_iomux_nand(void)
419{
420 static const iomux_v3_cfg_t nand_pads[] = {
421 NEW_PAD_CTRL(MX53_PAD_NANDF_WE_B__EMI_NANDF_WE_B,
422 PAD_CTL_DSE_HIGH),
423 NEW_PAD_CTRL(MX53_PAD_NANDF_RE_B__EMI_NANDF_RE_B,
424 PAD_CTL_DSE_HIGH),
425 NEW_PAD_CTRL(MX53_PAD_NANDF_CLE__EMI_NANDF_CLE,
426 PAD_CTL_DSE_HIGH),
427 NEW_PAD_CTRL(MX53_PAD_NANDF_ALE__EMI_NANDF_ALE,
428 PAD_CTL_DSE_HIGH),
429 NEW_PAD_CTRL(MX53_PAD_NANDF_WP_B__EMI_NANDF_WP_B,
430 PAD_CTL_PUS_100K_UP),
431 NEW_PAD_CTRL(MX53_PAD_NANDF_RB0__EMI_NANDF_RB_0,
432 PAD_CTL_PUS_100K_UP),
433 NEW_PAD_CTRL(MX53_PAD_NANDF_CS0__EMI_NANDF_CS_0,
434 PAD_CTL_DSE_HIGH),
435 NEW_PAD_CTRL(MX53_PAD_PATA_DATA0__EMI_NANDF_D_0,
436 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
437 NEW_PAD_CTRL(MX53_PAD_PATA_DATA1__EMI_NANDF_D_1,
438 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
439 NEW_PAD_CTRL(MX53_PAD_PATA_DATA2__EMI_NANDF_D_2,
440 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
441 NEW_PAD_CTRL(MX53_PAD_PATA_DATA3__EMI_NANDF_D_3,
442 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
443 NEW_PAD_CTRL(MX53_PAD_PATA_DATA4__EMI_NANDF_D_4,
444 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
445 NEW_PAD_CTRL(MX53_PAD_PATA_DATA5__EMI_NANDF_D_5,
446 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
447 NEW_PAD_CTRL(MX53_PAD_PATA_DATA6__EMI_NANDF_D_6,
448 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
449 NEW_PAD_CTRL(MX53_PAD_PATA_DATA7__EMI_NANDF_D_7,
450 PAD_CTL_DSE_HIGH | PAD_CTL_PKE),
451 };
452
453 imx_iomux_v3_setup_multiple_pads(nand_pads, ARRAY_SIZE(nand_pads));
454}
455
456static void m53_set_clock(void)
457{
458 int ret;
459 const u32 ref_clk = MXC_HCLK;
460 const u32 dramclk = 400;
461 u32 cpuclk;
462
463 gpio_request(IMX_GPIO_NR(4, 0), "CPUCLK");
464
465 imx_iomux_v3_setup_pad(NEW_PAD_CTRL(MX53_PAD_GPIO_10__GPIO4_0,
466 PAD_CTL_DSE_HIGH | PAD_CTL_PKE));
467 gpio_direction_input(IMX_GPIO_NR(4, 0));
468
469
470 cpuclk = gpio_get_value(IMX_GPIO_NR(4, 0)) ? 1200 : 800;
471
472 ret = mxc_set_clock(ref_clk, cpuclk, MXC_ARM_CLK);
473 if (ret)
474 printf("CPU: Switch CPU clock to %dMHz failed\n", cpuclk);
475
476 ret = mxc_set_clock(ref_clk, dramclk, MXC_PERIPH_CLK);
477 if (ret) {
478 printf("CPU: Switch peripheral clock to %dMHz failed\n",
479 dramclk);
480 }
481
482 ret = mxc_set_clock(ref_clk, dramclk, MXC_DDR_CLK);
483 if (ret)
484 printf("CPU: Switch DDR clock to %dMHz failed\n", dramclk);
485}
486
487static void m53_set_nand(void)
488{
489 u32 i;
490
491
492 setbits_le32(M4IF_BASE_ADDR + 0xc, M4IF_GENP_WEIM_MM_MASK);
493
494
495 for (i = 0x4; i < 0x94; i += 0x18) {
496 clrbits_le32(WEIM_BASE_ADDR + i,
497 WEIM_GCR2_MUX16_BYP_GRANT_MASK);
498 }
499
500 mxc_set_clock(0, 33, MXC_NFC_CLK);
501 enable_nfc_clk(1);
502}
503
504int board_early_init_f(void)
505{
506 setup_iomux_uart();
507 setup_iomux_fec();
508 setup_iomux_i2c();
509 setup_iomux_nand();
510 setup_iomux_video();
511
512 m53_set_clock();
513
514 mxc_set_sata_internal_clock();
515
516
517 m53_set_nand();
518
519 return 0;
520}
521
522int board_init(void)
523{
524 gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
525
526 return 0;
527}
528
529int checkboard(void)
530{
531 puts("Board: Menlosystems M53Menlo\n");
532
533 return 0;
534}
535
536
537
538
539#ifdef CONFIG_SPL_BUILD
540void spl_board_init(void)
541{
542 setup_iomux_nand();
543 m53_set_clock();
544 m53_set_nand();
545}
546
547u32 spl_boot_device(void)
548{
549 return BOOT_DEVICE_NAND;
550}
551#endif
552