1
2
3
4
5
6
7
8#include <common.h>
9#include <dm.h>
10#include <pci.h>
11#include <asm/global_data.h>
12#include <linux/bitops.h>
13
14#include <asm/io.h>
15
16
17
18
19
20struct xilinx_pcie {
21 void *cfg_base;
22};
23
24
25#define XILINX_PCIE_REG_PSCR 0x144
26#define XILINX_PCIE_REG_PSCR_LNKUP BIT(11)
27
28
29
30
31
32
33
34
35
36static bool pcie_xilinx_link_up(struct xilinx_pcie *pcie)
37{
38 uint32_t pscr = __raw_readl(pcie->cfg_base + XILINX_PCIE_REG_PSCR);
39
40 return pscr & XILINX_PCIE_REG_PSCR_LNKUP;
41}
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59static int pcie_xilinx_config_address(const struct udevice *udev, pci_dev_t bdf,
60 uint offset, void **paddress)
61{
62 struct xilinx_pcie *pcie = dev_get_priv(udev);
63 unsigned int bus = PCI_BUS(bdf);
64 unsigned int dev = PCI_DEV(bdf);
65 unsigned int func = PCI_FUNC(bdf);
66 void *addr;
67
68 if ((bus > 0) && !pcie_xilinx_link_up(pcie))
69 return -ENODEV;
70
71
72
73
74
75 if ((bus < 2) && (dev > 0))
76 return -ENODEV;
77
78 addr = pcie->cfg_base;
79 addr += bus << 20;
80 addr += dev << 15;
81 addr += func << 12;
82 addr += offset;
83 *paddress = addr;
84
85 return 0;
86}
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102static int pcie_xilinx_read_config(const struct udevice *bus, pci_dev_t bdf,
103 uint offset, ulong *valuep,
104 enum pci_size_t size)
105{
106 return pci_generic_mmap_read_config(bus, pcie_xilinx_config_address,
107 bdf, offset, valuep, size);
108}
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124static int pcie_xilinx_write_config(struct udevice *bus, pci_dev_t bdf,
125 uint offset, ulong value,
126 enum pci_size_t size)
127{
128 return pci_generic_mmap_write_config(bus, pcie_xilinx_config_address,
129 bdf, offset, value, size);
130}
131
132
133
134
135
136
137
138
139
140
141
142static int pcie_xilinx_of_to_plat(struct udevice *dev)
143{
144 struct xilinx_pcie *pcie = dev_get_priv(dev);
145 struct fdt_resource reg_res;
146 DECLARE_GLOBAL_DATA_PTR;
147 int err;
148
149 err = fdt_get_resource(gd->fdt_blob, dev_of_offset(dev), "reg",
150 0, ®_res);
151 if (err < 0) {
152 pr_err("\"reg\" resource not found\n");
153 return err;
154 }
155
156 pcie->cfg_base = map_physmem(reg_res.start,
157 fdt_resource_size(®_res),
158 MAP_NOCACHE);
159
160 return 0;
161}
162
163static const struct dm_pci_ops pcie_xilinx_ops = {
164 .read_config = pcie_xilinx_read_config,
165 .write_config = pcie_xilinx_write_config,
166};
167
168static const struct udevice_id pcie_xilinx_ids[] = {
169 { .compatible = "xlnx,axi-pcie-host-1.00.a" },
170 { }
171};
172
173U_BOOT_DRIVER(pcie_xilinx) = {
174 .name = "pcie_xilinx",
175 .id = UCLASS_PCI,
176 .of_match = pcie_xilinx_ids,
177 .ops = &pcie_xilinx_ops,
178 .of_to_plat = pcie_xilinx_of_to_plat,
179 .priv_auto = sizeof(struct xilinx_pcie),
180};
181