uboot/drivers/pinctrl/uniphier/pinctrl-uniphier-pxs3.c
<<
>>
Prefs
   1// SPDX-License-Identifier: GPL-2.0+
   2/*
   3 * Copyright (C) 2017 Socionext Inc.
   4 *   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
   5 */
   6
   7#include <common.h>
   8#include <dm.h>
   9#include <dm/pinctrl.h>
  10
  11#include "pinctrl-uniphier.h"
  12
  13static const unsigned emmc_pins[] = {31, 32, 33, 34, 35, 36, 37, 38};
  14static const int emmc_muxvals[] = {0, 0, 0, 0, 0, 0, 0, 0};
  15static const unsigned emmc_dat8_pins[] = {39, 40, 41, 42};
  16static const int emmc_dat8_muxvals[] = {0, 0, 0, 0};
  17static const unsigned ether_rgmii_pins[] = {52, 53, 54, 55, 56, 57, 58, 59, 60,
  18                                            61, 62, 63, 64, 65, 66, 67};
  19static const int ether_rgmii_muxvals[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
  20                                          0, 0, 0, 0};
  21static const unsigned ether_rmii_pins[] = {52, 53, 54, 55, 56, 57, 58, 59, 61,
  22                                           63, 64, 67};
  23static const int ether_rmii_muxvals[] = {0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
  24static const unsigned ether1_rgmii_pins[] = {68, 69, 70, 71, 72, 73, 74, 75, 76,
  25                                             77, 78, 79, 80, 81, 82, 83};
  26static const int ether1_rgmii_muxvals[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
  27                                           0, 0, 0, 0};
  28static const unsigned ether1_rmii_pins[] = {68, 69, 70, 71, 72, 73, 74, 75, 77,
  29                                            79, 80, 83};
  30static const int ether1_rmii_muxvals[] = {0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1};
  31static const unsigned i2c0_pins[] = {104, 105};
  32static const int i2c0_muxvals[] = {0, 0};
  33static const unsigned i2c1_pins[] = {106, 107};
  34static const int i2c1_muxvals[] = {0, 0};
  35static const unsigned i2c2_pins[] = {108, 109};
  36static const int i2c2_muxvals[] = {0, 0};
  37static const unsigned i2c3_pins[] = {110, 111};
  38static const int i2c3_muxvals[] = {0, 0};
  39static const unsigned nand_pins[] = {16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26,
  40                                     27, 28, 29, 30};
  41static const int nand_muxvals[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  42static const unsigned sd_pins[] = {43, 44, 45, 46, 47, 48, 49, 50, 51};
  43static const int sd_muxvals[] = {0, 0, 0, 0, 0, 0, 0, 0, 0};
  44static const unsigned spi0_pins[] = {100, 101, 102, 103};
  45static const int spi0_muxvals[] = {0, 0, 0, 0};
  46static const unsigned spi1_pins[] = {112, 113, 114, 115};
  47static const int spi1_muxvals[] = {2, 2, 2, 2};
  48static const unsigned system_bus_pins[] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11,
  49                                           12, 13, 14};
  50static const int system_bus_muxvals[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
  51                                         0};
  52static const unsigned system_bus_cs1_pins[] = {15};
  53static const int system_bus_cs1_muxvals[] = {0};
  54static const unsigned uart0_pins[] = {92, 93};
  55static const int uart0_muxvals[] = {0, 0};
  56static const unsigned uart1_pins[] = {94, 95};
  57static const int uart1_muxvals[] = {0, 0};
  58static const unsigned uart2_pins[] = {96, 97};
  59static const int uart2_muxvals[] = {0, 0};
  60static const unsigned uart3_pins[] = {98, 99};
  61static const int uart3_muxvals[] = {0, 0};
  62static const unsigned usb0_pins[] = {84, 85};
  63static const int usb0_muxvals[] = {0, 0};
  64static const unsigned usb1_pins[] = {86, 87};
  65static const int usb1_muxvals[] = {0, 0};
  66static const unsigned usb2_pins[] = {88, 89};
  67static const int usb2_muxvals[] = {0, 0};
  68static const unsigned usb3_pins[] = {90, 91};
  69static const int usb3_muxvals[] = {0, 0};
  70
  71static const struct uniphier_pinctrl_group uniphier_pxs3_groups[] = {
  72        UNIPHIER_PINCTRL_GROUP(emmc),
  73        UNIPHIER_PINCTRL_GROUP(emmc_dat8),
  74        UNIPHIER_PINCTRL_GROUP(ether_rgmii),
  75        UNIPHIER_PINCTRL_GROUP(ether_rmii),
  76        UNIPHIER_PINCTRL_GROUP(ether1_rgmii),
  77        UNIPHIER_PINCTRL_GROUP(ether1_rmii),
  78        UNIPHIER_PINCTRL_GROUP(i2c0),
  79        UNIPHIER_PINCTRL_GROUP(i2c1),
  80        UNIPHIER_PINCTRL_GROUP(i2c2),
  81        UNIPHIER_PINCTRL_GROUP(i2c3),
  82        UNIPHIER_PINCTRL_GROUP(nand),
  83        UNIPHIER_PINCTRL_GROUP(sd),
  84        UNIPHIER_PINCTRL_GROUP(spi0),
  85        UNIPHIER_PINCTRL_GROUP(spi1),
  86        UNIPHIER_PINCTRL_GROUP(system_bus),
  87        UNIPHIER_PINCTRL_GROUP(system_bus_cs1),
  88        UNIPHIER_PINCTRL_GROUP(uart0),
  89        UNIPHIER_PINCTRL_GROUP(uart1),
  90        UNIPHIER_PINCTRL_GROUP(uart2),
  91        UNIPHIER_PINCTRL_GROUP(uart3),
  92        UNIPHIER_PINCTRL_GROUP(usb0),
  93        UNIPHIER_PINCTRL_GROUP(usb1),
  94        UNIPHIER_PINCTRL_GROUP(usb2),
  95        UNIPHIER_PINCTRL_GROUP(usb3),
  96};
  97
  98static const char * const uniphier_pxs3_functions[] = {
  99        UNIPHIER_PINMUX_FUNCTION(emmc),
 100        UNIPHIER_PINMUX_FUNCTION(ether_rgmii),
 101        UNIPHIER_PINMUX_FUNCTION(ether_rmii),
 102        UNIPHIER_PINMUX_FUNCTION(ether1_rgmii),
 103        UNIPHIER_PINMUX_FUNCTION(ether1_rmii),
 104        UNIPHIER_PINMUX_FUNCTION(i2c0),
 105        UNIPHIER_PINMUX_FUNCTION(i2c1),
 106        UNIPHIER_PINMUX_FUNCTION(i2c2),
 107        UNIPHIER_PINMUX_FUNCTION(i2c3),
 108        UNIPHIER_PINMUX_FUNCTION(nand),
 109        UNIPHIER_PINMUX_FUNCTION(sd),
 110        UNIPHIER_PINMUX_FUNCTION(spi0),
 111        UNIPHIER_PINMUX_FUNCTION(spi1),
 112        UNIPHIER_PINMUX_FUNCTION(system_bus),
 113        UNIPHIER_PINMUX_FUNCTION(uart0),
 114        UNIPHIER_PINMUX_FUNCTION(uart1),
 115        UNIPHIER_PINMUX_FUNCTION(uart2),
 116        UNIPHIER_PINMUX_FUNCTION(uart3),
 117        UNIPHIER_PINMUX_FUNCTION(usb0),
 118        UNIPHIER_PINMUX_FUNCTION(usb1),
 119        UNIPHIER_PINMUX_FUNCTION(usb2),
 120        UNIPHIER_PINMUX_FUNCTION(usb3),
 121};
 122
 123static struct uniphier_pinctrl_socdata uniphier_pxs3_pinctrl_socdata = {
 124        .groups = uniphier_pxs3_groups,
 125        .groups_count = ARRAY_SIZE(uniphier_pxs3_groups),
 126        .functions = uniphier_pxs3_functions,
 127        .functions_count = ARRAY_SIZE(uniphier_pxs3_functions),
 128        .caps = UNIPHIER_PINCTRL_CAPS_PUPD_SIMPLE |
 129                UNIPHIER_PINCTRL_CAPS_PERPIN_IECTRL,
 130};
 131
 132static int uniphier_pxs3_pinctrl_probe(struct udevice *dev)
 133{
 134        return uniphier_pinctrl_probe(dev, &uniphier_pxs3_pinctrl_socdata);
 135}
 136
 137static const struct udevice_id uniphier_pxs3_pinctrl_match[] = {
 138        { .compatible = "socionext,uniphier-pxs3-pinctrl" },
 139        { /* sentinel */ }
 140};
 141
 142U_BOOT_DRIVER(uniphier_pxs3_pinctrl) = {
 143        .name = "uniphier-pxs3-pinctrl",
 144        .id = UCLASS_PINCTRL,
 145        .of_match = of_match_ptr(uniphier_pxs3_pinctrl_match),
 146        .probe = uniphier_pxs3_pinctrl_probe,
 147        .priv_auto      = sizeof(struct uniphier_pinctrl_priv),
 148        .ops = &uniphier_pinctrl_ops,
 149};
 150