1
2
3
4
5
6
7
8
9
10#ifndef _PCI_H
11#define _PCI_H
12
13#define PCI_CFG_SPACE_SIZE 256
14#define PCI_CFG_SPACE_EXP_SIZE 4096
15
16
17
18
19
20#define PCI_STD_HEADER_SIZEOF 64
21#define PCI_VENDOR_ID 0x00
22#define PCI_DEVICE_ID 0x02
23#define PCI_COMMAND 0x04
24#define PCI_COMMAND_IO 0x1
25#define PCI_COMMAND_MEMORY 0x2
26#define PCI_COMMAND_MASTER 0x4
27#define PCI_COMMAND_SPECIAL 0x8
28#define PCI_COMMAND_INVALIDATE 0x10
29#define PCI_COMMAND_VGA_PALETTE 0x20
30#define PCI_COMMAND_PARITY 0x40
31#define PCI_COMMAND_WAIT 0x80
32#define PCI_COMMAND_SERR 0x100
33#define PCI_COMMAND_FAST_BACK 0x200
34
35#define PCI_STATUS 0x06
36#define PCI_STATUS_CAP_LIST 0x10
37#define PCI_STATUS_66MHZ 0x20
38#define PCI_STATUS_UDF 0x40
39#define PCI_STATUS_FAST_BACK 0x80
40#define PCI_STATUS_PARITY 0x100
41#define PCI_STATUS_DEVSEL_MASK 0x600
42#define PCI_STATUS_DEVSEL_FAST 0x000
43#define PCI_STATUS_DEVSEL_MEDIUM 0x200
44#define PCI_STATUS_DEVSEL_SLOW 0x400
45#define PCI_STATUS_SIG_TARGET_ABORT 0x800
46#define PCI_STATUS_REC_TARGET_ABORT 0x1000
47#define PCI_STATUS_REC_MASTER_ABORT 0x2000
48#define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000
49#define PCI_STATUS_DETECTED_PARITY 0x8000
50
51#define PCI_CLASS_REVISION 0x08
52
53#define PCI_REVISION_ID 0x08
54#define PCI_CLASS_PROG 0x09
55#define PCI_CLASS_DEVICE 0x0a
56#define PCI_CLASS_CODE 0x0b
57#define PCI_CLASS_CODE_TOO_OLD 0x00
58#define PCI_CLASS_CODE_STORAGE 0x01
59#define PCI_CLASS_CODE_NETWORK 0x02
60#define PCI_CLASS_CODE_DISPLAY 0x03
61#define PCI_CLASS_CODE_MULTIMEDIA 0x04
62#define PCI_CLASS_CODE_MEMORY 0x05
63#define PCI_CLASS_CODE_BRIDGE 0x06
64#define PCI_CLASS_CODE_COMM 0x07
65#define PCI_CLASS_CODE_PERIPHERAL 0x08
66#define PCI_CLASS_CODE_INPUT 0x09
67#define PCI_CLASS_CODE_DOCKING 0x0A
68#define PCI_CLASS_CODE_PROCESSOR 0x0B
69#define PCI_CLASS_CODE_SERIAL 0x0C
70#define PCI_CLASS_CODE_WIRELESS 0x0D
71#define PCI_CLASS_CODE_I2O 0x0E
72#define PCI_CLASS_CODE_SATELLITE 0x0F
73#define PCI_CLASS_CODE_CRYPTO 0x10
74#define PCI_CLASS_CODE_DATA 0x11
75
76#define PCI_CLASS_CODE_OTHER 0xFF
77
78#define PCI_CLASS_SUB_CODE 0x0a
79#define PCI_CLASS_SUB_CODE_TOO_OLD_NOTVGA 0x00
80#define PCI_CLASS_SUB_CODE_TOO_OLD_VGA 0x01
81#define PCI_CLASS_SUB_CODE_STORAGE_SCSI 0x00
82#define PCI_CLASS_SUB_CODE_STORAGE_IDE 0x01
83#define PCI_CLASS_SUB_CODE_STORAGE_FLOPPY 0x02
84#define PCI_CLASS_SUB_CODE_STORAGE_IPIBUS 0x03
85#define PCI_CLASS_SUB_CODE_STORAGE_RAID 0x04
86#define PCI_CLASS_SUB_CODE_STORAGE_ATA 0x05
87#define PCI_CLASS_SUB_CODE_STORAGE_SATA 0x06
88#define PCI_CLASS_SUB_CODE_STORAGE_SAS 0x07
89#define PCI_CLASS_SUB_CODE_STORAGE_OTHER 0x80
90#define PCI_CLASS_SUB_CODE_NETWORK_ETHERNET 0x00
91#define PCI_CLASS_SUB_CODE_NETWORK_TOKENRING 0x01
92#define PCI_CLASS_SUB_CODE_NETWORK_FDDI 0x02
93#define PCI_CLASS_SUB_CODE_NETWORK_ATM 0x03
94#define PCI_CLASS_SUB_CODE_NETWORK_ISDN 0x04
95#define PCI_CLASS_SUB_CODE_NETWORK_WORLDFIP 0x05
96#define PCI_CLASS_SUB_CODE_NETWORK_PICMG 0x06
97#define PCI_CLASS_SUB_CODE_NETWORK_OTHER 0x80
98#define PCI_CLASS_SUB_CODE_DISPLAY_VGA 0x00
99#define PCI_CLASS_SUB_CODE_DISPLAY_XGA 0x01
100#define PCI_CLASS_SUB_CODE_DISPLAY_3D 0x02
101#define PCI_CLASS_SUB_CODE_DISPLAY_OTHER 0x80
102#define PCI_CLASS_SUB_CODE_MULTIMEDIA_VIDEO 0x00
103#define PCI_CLASS_SUB_CODE_MULTIMEDIA_AUDIO 0x01
104#define PCI_CLASS_SUB_CODE_MULTIMEDIA_PHONE 0x02
105#define PCI_CLASS_SUB_CODE_MULTIMEDIA_OTHER 0x80
106#define PCI_CLASS_SUB_CODE_MEMORY_RAM 0x00
107#define PCI_CLASS_SUB_CODE_MEMORY_FLASH 0x01
108#define PCI_CLASS_SUB_CODE_MEMORY_OTHER 0x80
109#define PCI_CLASS_SUB_CODE_BRIDGE_HOST 0x00
110#define PCI_CLASS_SUB_CODE_BRIDGE_ISA 0x01
111#define PCI_CLASS_SUB_CODE_BRIDGE_EISA 0x02
112#define PCI_CLASS_SUB_CODE_BRIDGE_MCA 0x03
113#define PCI_CLASS_SUB_CODE_BRIDGE_PCI 0x04
114#define PCI_CLASS_SUB_CODE_BRIDGE_PCMCIA 0x05
115#define PCI_CLASS_SUB_CODE_BRIDGE_NUBUS 0x06
116#define PCI_CLASS_SUB_CODE_BRIDGE_CARDBUS 0x07
117#define PCI_CLASS_SUB_CODE_BRIDGE_RACEWAY 0x08
118#define PCI_CLASS_SUB_CODE_BRIDGE_SEMI_PCI 0x09
119#define PCI_CLASS_SUB_CODE_BRIDGE_INFINIBAND 0x0A
120#define PCI_CLASS_SUB_CODE_BRIDGE_OTHER 0x80
121#define PCI_CLASS_SUB_CODE_COMM_SERIAL 0x00
122#define PCI_CLASS_SUB_CODE_COMM_PARALLEL 0x01
123#define PCI_CLASS_SUB_CODE_COMM_MULTIPORT 0x02
124#define PCI_CLASS_SUB_CODE_COMM_MODEM 0x03
125#define PCI_CLASS_SUB_CODE_COMM_GPIB 0x04
126#define PCI_CLASS_SUB_CODE_COMM_SMARTCARD 0x05
127#define PCI_CLASS_SUB_CODE_COMM_OTHER 0x80
128#define PCI_CLASS_SUB_CODE_PERIPHERAL_PIC 0x00
129#define PCI_CLASS_SUB_CODE_PERIPHERAL_DMA 0x01
130#define PCI_CLASS_SUB_CODE_PERIPHERAL_TIMER 0x02
131#define PCI_CLASS_SUB_CODE_PERIPHERAL_RTC 0x03
132#define PCI_CLASS_SUB_CODE_PERIPHERAL_HOTPLUG 0x04
133#define PCI_CLASS_SUB_CODE_PERIPHERAL_SD 0x05
134#define PCI_CLASS_SUB_CODE_PERIPHERAL_OTHER 0x80
135#define PCI_CLASS_SUB_CODE_INPUT_KEYBOARD 0x00
136#define PCI_CLASS_SUB_CODE_INPUT_DIGITIZER 0x01
137#define PCI_CLASS_SUB_CODE_INPUT_MOUSE 0x02
138#define PCI_CLASS_SUB_CODE_INPUT_SCANNER 0x03
139#define PCI_CLASS_SUB_CODE_INPUT_GAMEPORT 0x04
140#define PCI_CLASS_SUB_CODE_INPUT_OTHER 0x80
141#define PCI_CLASS_SUB_CODE_DOCKING_GENERIC 0x00
142#define PCI_CLASS_SUB_CODE_DOCKING_OTHER 0x80
143#define PCI_CLASS_SUB_CODE_PROCESSOR_386 0x00
144#define PCI_CLASS_SUB_CODE_PROCESSOR_486 0x01
145#define PCI_CLASS_SUB_CODE_PROCESSOR_PENTIUM 0x02
146#define PCI_CLASS_SUB_CODE_PROCESSOR_ALPHA 0x10
147#define PCI_CLASS_SUB_CODE_PROCESSOR_POWERPC 0x20
148#define PCI_CLASS_SUB_CODE_PROCESSOR_MIPS 0x30
149#define PCI_CLASS_SUB_CODE_PROCESSOR_COPROC 0x40
150#define PCI_CLASS_SUB_CODE_SERIAL_1394 0x00
151#define PCI_CLASS_SUB_CODE_SERIAL_ACCESSBUS 0x01
152#define PCI_CLASS_SUB_CODE_SERIAL_SSA 0x02
153#define PCI_CLASS_SUB_CODE_SERIAL_USB 0x03
154#define PCI_CLASS_SUB_CODE_SERIAL_FIBRECHAN 0x04
155#define PCI_CLASS_SUB_CODE_SERIAL_SMBUS 0x05
156#define PCI_CLASS_SUB_CODE_SERIAL_INFINIBAND 0x06
157#define PCI_CLASS_SUB_CODE_SERIAL_IPMI 0x07
158#define PCI_CLASS_SUB_CODE_SERIAL_SERCOS 0x08
159#define PCI_CLASS_SUB_CODE_SERIAL_CANBUS 0x09
160#define PCI_CLASS_SUB_CODE_WIRELESS_IRDA 0x00
161#define PCI_CLASS_SUB_CODE_WIRELESS_IR 0x01
162#define PCI_CLASS_SUB_CODE_WIRELESS_RF 0x10
163#define PCI_CLASS_SUB_CODE_WIRELESS_BLUETOOTH 0x11
164#define PCI_CLASS_SUB_CODE_WIRELESS_BROADBAND 0x12
165#define PCI_CLASS_SUB_CODE_WIRELESS_80211A 0x20
166#define PCI_CLASS_SUB_CODE_WIRELESS_80211B 0x21
167#define PCI_CLASS_SUB_CODE_WIRELESS_OTHER 0x80
168#define PCI_CLASS_SUB_CODE_I2O_V1_0 0x00
169#define PCI_CLASS_SUB_CODE_SATELLITE_TV 0x01
170#define PCI_CLASS_SUB_CODE_SATELLITE_AUDIO 0x02
171#define PCI_CLASS_SUB_CODE_SATELLITE_VOICE 0x03
172#define PCI_CLASS_SUB_CODE_SATELLITE_DATA 0x04
173#define PCI_CLASS_SUB_CODE_CRYPTO_NETWORK 0x00
174#define PCI_CLASS_SUB_CODE_CRYPTO_ENTERTAINMENT 0x10
175#define PCI_CLASS_SUB_CODE_CRYPTO_OTHER 0x80
176#define PCI_CLASS_SUB_CODE_DATA_DPIO 0x00
177#define PCI_CLASS_SUB_CODE_DATA_PERFCNTR 0x01
178#define PCI_CLASS_SUB_CODE_DATA_COMMSYNC 0x10
179#define PCI_CLASS_SUB_CODE_DATA_MGMT 0x20
180#define PCI_CLASS_SUB_CODE_DATA_OTHER 0x80
181
182#define PCI_CACHE_LINE_SIZE 0x0c
183#define PCI_LATENCY_TIMER 0x0d
184#define PCI_HEADER_TYPE 0x0e
185#define PCI_HEADER_TYPE_NORMAL 0
186#define PCI_HEADER_TYPE_BRIDGE 1
187#define PCI_HEADER_TYPE_CARDBUS 2
188
189#define PCI_BIST 0x0f
190#define PCI_BIST_CODE_MASK 0x0f
191#define PCI_BIST_START 0x40
192#define PCI_BIST_CAPABLE 0x80
193
194
195
196
197
198
199
200#define PCI_BASE_ADDRESS_0 0x10
201#define PCI_BASE_ADDRESS_1 0x14
202#define PCI_BASE_ADDRESS_2 0x18
203#define PCI_BASE_ADDRESS_3 0x1c
204#define PCI_BASE_ADDRESS_4 0x20
205#define PCI_BASE_ADDRESS_5 0x24
206#define PCI_BASE_ADDRESS_SPACE 0x01
207#define PCI_BASE_ADDRESS_SPACE_IO 0x01
208#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00
209#define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06
210#define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00
211#define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02
212#define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04
213#define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08
214#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fULL)
215#define PCI_BASE_ADDRESS_IO_MASK (~0x03ULL)
216
217
218
219#define pci_offset_to_barnum(offset) \
220 (((offset) - PCI_BASE_ADDRESS_0) / sizeof(u32))
221
222
223#define PCI_CARDBUS_CIS 0x28
224#define PCI_SUBSYSTEM_VENDOR_ID 0x2c
225#define PCI_SUBSYSTEM_ID 0x2e
226#define PCI_ROM_ADDRESS 0x30
227#define PCI_ROM_ADDRESS_ENABLE 0x01
228#define PCI_ROM_ADDRESS_MASK (~0x7ffULL)
229
230#define PCI_CAPABILITY_LIST 0x34
231
232
233#define PCI_INTERRUPT_LINE 0x3c
234#define PCI_INTERRUPT_PIN 0x3d
235#define PCI_MIN_GNT 0x3e
236#define PCI_MAX_LAT 0x3f
237
238#define PCI_INTERRUPT_LINE_DISABLE 0xff
239
240
241#define PCI_PRIMARY_BUS 0x18
242#define PCI_SECONDARY_BUS 0x19
243#define PCI_SUBORDINATE_BUS 0x1a
244#define PCI_SEC_LATENCY_TIMER 0x1b
245#define PCI_IO_BASE 0x1c
246#define PCI_IO_LIMIT 0x1d
247#define PCI_IO_RANGE_TYPE_MASK 0x0f
248#define PCI_IO_RANGE_TYPE_16 0x00
249#define PCI_IO_RANGE_TYPE_32 0x01
250#define PCI_IO_RANGE_MASK ~0x0f
251#define PCI_SEC_STATUS 0x1e
252#define PCI_MEMORY_BASE 0x20
253#define PCI_MEMORY_LIMIT 0x22
254#define PCI_MEMORY_RANGE_TYPE_MASK 0x0f
255#define PCI_MEMORY_RANGE_MASK ~0x0f
256#define PCI_PREF_MEMORY_BASE 0x24
257#define PCI_PREF_MEMORY_LIMIT 0x26
258#define PCI_PREF_RANGE_TYPE_MASK 0x0f
259#define PCI_PREF_RANGE_TYPE_32 0x00
260#define PCI_PREF_RANGE_TYPE_64 0x01
261#define PCI_PREF_RANGE_MASK ~0x0f
262#define PCI_PREF_BASE_UPPER32 0x28
263#define PCI_PREF_LIMIT_UPPER32 0x2c
264#define PCI_IO_BASE_UPPER16 0x30
265#define PCI_IO_LIMIT_UPPER16 0x32
266
267
268#define PCI_ROM_ADDRESS1 0x38
269
270#define PCI_BRIDGE_CONTROL 0x3e
271#define PCI_BRIDGE_CTL_PARITY 0x01
272#define PCI_BRIDGE_CTL_SERR 0x02
273#define PCI_BRIDGE_CTL_NO_ISA 0x04
274#define PCI_BRIDGE_CTL_VGA 0x08
275#define PCI_BRIDGE_CTL_MASTER_ABORT 0x20
276#define PCI_BRIDGE_CTL_BUS_RESET 0x40
277#define PCI_BRIDGE_CTL_FAST_BACK 0x80
278
279
280#define PCI_CB_CAPABILITY_LIST 0x14
281
282#define PCI_CB_SEC_STATUS 0x16
283#define PCI_CB_PRIMARY_BUS 0x18
284#define PCI_CB_CARD_BUS 0x19
285#define PCI_CB_SUBORDINATE_BUS 0x1a
286#define PCI_CB_LATENCY_TIMER 0x1b
287#define PCI_CB_MEMORY_BASE_0 0x1c
288#define PCI_CB_MEMORY_LIMIT_0 0x20
289#define PCI_CB_MEMORY_BASE_1 0x24
290#define PCI_CB_MEMORY_LIMIT_1 0x28
291#define PCI_CB_IO_BASE_0 0x2c
292#define PCI_CB_IO_BASE_0_HI 0x2e
293#define PCI_CB_IO_LIMIT_0 0x30
294#define PCI_CB_IO_LIMIT_0_HI 0x32
295#define PCI_CB_IO_BASE_1 0x34
296#define PCI_CB_IO_BASE_1_HI 0x36
297#define PCI_CB_IO_LIMIT_1 0x38
298#define PCI_CB_IO_LIMIT_1_HI 0x3a
299#define PCI_CB_IO_RANGE_MASK ~0x03
300
301#define PCI_CB_BRIDGE_CONTROL 0x3e
302#define PCI_CB_BRIDGE_CTL_PARITY 0x01
303#define PCI_CB_BRIDGE_CTL_SERR 0x02
304#define PCI_CB_BRIDGE_CTL_ISA 0x04
305#define PCI_CB_BRIDGE_CTL_VGA 0x08
306#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20
307#define PCI_CB_BRIDGE_CTL_CB_RESET 0x40
308#define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80
309#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100
310#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200
311#define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400
312#define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40
313#define PCI_CB_SUBSYSTEM_ID 0x42
314#define PCI_CB_LEGACY_MODE_BASE 0x44
315
316
317
318
319#define PCI_CAP_LIST_ID 0
320#define PCI_CAP_ID_PM 0x01
321#define PCI_CAP_ID_AGP 0x02
322#define PCI_CAP_ID_VPD 0x03
323#define PCI_CAP_ID_SLOTID 0x04
324#define PCI_CAP_ID_MSI 0x05
325#define PCI_CAP_ID_CHSWP 0x06
326#define PCI_CAP_ID_PCIX 0x07
327#define PCI_CAP_ID_HT 0x08
328#define PCI_CAP_ID_VNDR 0x09
329#define PCI_CAP_ID_DBG 0x0A
330#define PCI_CAP_ID_CCRC 0x0B
331#define PCI_CAP_ID_SHPC 0x0C
332#define PCI_CAP_ID_SSVID 0x0D
333#define PCI_CAP_ID_AGP3 0x0E
334#define PCI_CAP_ID_SECDEV 0x0F
335#define PCI_CAP_ID_EXP 0x10
336#define PCI_CAP_ID_MSIX 0x11
337#define PCI_CAP_ID_SATA 0x12
338#define PCI_CAP_ID_AF 0x13
339#define PCI_CAP_ID_EA 0x14
340#define PCI_CAP_ID_MAX PCI_CAP_ID_EA
341#define PCI_CAP_LIST_NEXT 1
342#define PCI_CAP_FLAGS 2
343#define PCI_CAP_SIZEOF 4
344
345
346
347#define PCI_PM_CAP_VER_MASK 0x0007
348#define PCI_PM_CAP_PME_CLOCK 0x0008
349#define PCI_PM_CAP_AUX_POWER 0x0010
350#define PCI_PM_CAP_DSI 0x0020
351#define PCI_PM_CAP_D1 0x0200
352#define PCI_PM_CAP_D2 0x0400
353#define PCI_PM_CAP_PME 0x0800
354#define PCI_PM_CTRL 4
355#define PCI_PM_CTRL_STATE_MASK 0x0003
356#define PCI_PM_CTRL_PME_ENABLE 0x0100
357#define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00
358#define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000
359#define PCI_PM_CTRL_PME_STATUS 0x8000
360#define PCI_PM_PPB_EXTENSIONS 6
361#define PCI_PM_PPB_B2_B3 0x40
362#define PCI_PM_BPCC_ENABLE 0x80
363#define PCI_PM_DATA_REGISTER 7
364#define PCI_PM_SIZEOF 8
365
366
367
368#define PCI_AGP_VERSION 2
369#define PCI_AGP_RFU 3
370#define PCI_AGP_STATUS 4
371#define PCI_AGP_STATUS_RQ_MASK 0xff000000
372#define PCI_AGP_STATUS_SBA 0x0200
373#define PCI_AGP_STATUS_64BIT 0x0020
374#define PCI_AGP_STATUS_FW 0x0010
375#define PCI_AGP_STATUS_RATE4 0x0004
376#define PCI_AGP_STATUS_RATE2 0x0002
377#define PCI_AGP_STATUS_RATE1 0x0001
378#define PCI_AGP_COMMAND 8
379#define PCI_AGP_COMMAND_RQ_MASK 0xff000000
380#define PCI_AGP_COMMAND_SBA 0x0200
381#define PCI_AGP_COMMAND_AGP 0x0100
382#define PCI_AGP_COMMAND_64BIT 0x0020
383#define PCI_AGP_COMMAND_FW 0x0010
384#define PCI_AGP_COMMAND_RATE4 0x0004
385#define PCI_AGP_COMMAND_RATE2 0x0002
386#define PCI_AGP_COMMAND_RATE1 0x0001
387#define PCI_AGP_SIZEOF 12
388
389
390
391#define PCI_X_CMD_DPERR_E 0x0001
392#define PCI_X_CMD_ERO 0x0002
393#define PCI_X_CMD_MAX_READ 0x0000
394#define PCI_X_CMD_MAX_SPLIT 0x0030
395#define PCI_X_CMD_VERSION(x) (((x) >> 12) & 3)
396
397
398
399
400#define PCI_SID_ESR 2
401#define PCI_SID_ESR_NSLOTS 0x1f
402#define PCI_SID_ESR_FIC 0x20
403#define PCI_SID_CHASSIS_NR 3
404
405
406
407#define PCI_MSI_FLAGS 2
408#define PCI_MSI_FLAGS_64BIT 0x80
409#define PCI_MSI_FLAGS_QSIZE 0x70
410#define PCI_MSI_FLAGS_QMASK 0x0e
411#define PCI_MSI_FLAGS_ENABLE 0x01
412#define PCI_MSI_FLAGS_MASKBIT 0x0100
413#define PCI_MSI_RFU 3
414#define PCI_MSI_ADDRESS_LO 4
415#define PCI_MSI_ADDRESS_HI 8
416#define PCI_MSI_DATA_32 8
417#define PCI_MSI_DATA_64 12
418
419#define PCI_MAX_PCI_DEVICES 32
420#define PCI_MAX_PCI_FUNCTIONS 8
421
422#define PCI_FIND_CAP_TTL 0x48
423#define CAP_START_POS 0x40
424
425
426#define PCI_EXT_CAP_ID(header) (header & 0x0000ffff)
427#define PCI_EXT_CAP_VER(header) ((header >> 16) & 0xf)
428#define PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc)
429
430#define PCI_EXT_CAP_ID_ERR 0x01
431#define PCI_EXT_CAP_ID_VC 0x02
432#define PCI_EXT_CAP_ID_DSN 0x03
433#define PCI_EXT_CAP_ID_PWR 0x04
434#define PCI_EXT_CAP_ID_RCLD 0x05
435#define PCI_EXT_CAP_ID_RCILC 0x06
436#define PCI_EXT_CAP_ID_RCEC 0x07
437#define PCI_EXT_CAP_ID_MFVC 0x08
438#define PCI_EXT_CAP_ID_VC9 0x09
439#define PCI_EXT_CAP_ID_RCRB 0x0A
440#define PCI_EXT_CAP_ID_VNDR 0x0B
441#define PCI_EXT_CAP_ID_CAC 0x0C
442#define PCI_EXT_CAP_ID_ACS 0x0D
443#define PCI_EXT_CAP_ID_ARI 0x0E
444#define PCI_EXT_CAP_ID_ATS 0x0F
445#define PCI_EXT_CAP_ID_SRIOV 0x10
446#define PCI_EXT_CAP_ID_MRIOV 0x11
447#define PCI_EXT_CAP_ID_MCAST 0x12
448#define PCI_EXT_CAP_ID_PRI 0x13
449#define PCI_EXT_CAP_ID_AMD_XXX 0x14
450#define PCI_EXT_CAP_ID_REBAR 0x15
451#define PCI_EXT_CAP_ID_DPA 0x16
452#define PCI_EXT_CAP_ID_TPH 0x17
453#define PCI_EXT_CAP_ID_LTR 0x18
454#define PCI_EXT_CAP_ID_SECPCI 0x19
455#define PCI_EXT_CAP_ID_PMUX 0x1A
456#define PCI_EXT_CAP_ID_PASID 0x1B
457#define PCI_EXT_CAP_ID_DPC 0x1D
458#define PCI_EXT_CAP_ID_L1SS 0x1E
459#define PCI_EXT_CAP_ID_PTM 0x1F
460#define PCI_EXT_CAP_ID_MAX PCI_EXT_CAP_ID_PTM
461
462
463#define PCI_EA_NUM_ENT 2
464#define PCI_EA_NUM_ENT_MASK 0x3f
465#define PCI_EA_FIRST_ENT 4
466#define PCI_EA_ES 0x00000007
467#define PCI_EA_BEI 0x000000f0
468
469#define PCI_EA_BEI_VF_BAR0 9
470#define PCI_EA_BEI_VF_BAR5 14
471
472
473#define PCI_EA_IS_64 0x00000002
474#define PCI_EA_FIELD_MASK 0xfffffffc
475
476
477#define PCI_EXP_FLAGS 2
478#define PCI_EXP_FLAGS_TYPE 0x00f0
479#define PCI_EXP_TYPE_ROOT_PORT 0x4
480#define PCI_EXP_DEVCAP 4
481#define PCI_EXP_DEVCAP_FLR 0x10000000
482#define PCI_EXP_DEVCTL 8
483#define PCI_EXP_DEVCTL_BCR_FLR 0x8000
484#define PCI_EXP_LNKCAP 12
485#define PCI_EXP_LNKCAP_SLS 0x0000000f
486#define PCI_EXP_LNKCAP_MLW 0x000003f0
487#define PCI_EXP_LNKCAP_DLLLARC 0x00100000
488#define PCI_EXP_LNKSTA 18
489#define PCI_EXP_LNKSTA_CLS 0x000f
490#define PCI_EXP_LNKSTA_CLS_2_5GB 0x0001
491#define PCI_EXP_LNKSTA_CLS_5_0GB 0x0002
492#define PCI_EXP_LNKSTA_CLS_8_0GB 0x0003
493#define PCI_EXP_LNKSTA_NLW 0x03f0
494#define PCI_EXP_LNKSTA_NLW_SHIFT 4
495#define PCI_EXP_LNKSTA_DLLLA 0x2000
496#define PCI_EXP_SLTCAP 20
497#define PCI_EXP_SLTCAP_PSN 0xfff80000
498#define PCI_EXP_RTCTL 28
499#define PCI_EXP_RTCTL_CRSSVE 0x0010
500#define PCI_EXP_RTCAP 30
501#define PCI_EXP_RTCAP_CRSVIS 0x0001
502#define PCI_EXP_DEVCAP2 36
503#define PCI_EXP_DEVCAP2_ARI 0x00000020
504#define PCI_EXP_DEVCTL2 40
505#define PCI_EXP_DEVCTL2_ARI 0x0020
506
507#define PCI_EXP_LNKCTL2 48
508
509#define PCI_SRIOV_CAP 0x04
510#define PCI_SRIOV_CTRL 0x08
511#define PCI_SRIOV_CTRL_VFE 0x01
512#define PCI_SRIOV_CTRL_MSE 0x08
513#define PCI_SRIOV_CTRL_ARI 0x10
514#define PCI_SRIOV_INITIAL_VF 0x0c
515#define PCI_SRIOV_TOTAL_VF 0x0e
516#define PCI_SRIOV_NUM_VF 0x10
517#define PCI_SRIOV_VF_OFFSET 0x14
518#define PCI_SRIOV_VF_STRIDE 0x16
519#define PCI_SRIOV_VF_DID 0x1a
520
521
522
523#include <pci_ids.h>
524
525#ifndef __ASSEMBLY__
526
527#include <dm/pci.h>
528
529#ifdef CONFIG_SYS_PCI_64BIT
530typedef u64 pci_addr_t;
531typedef u64 pci_size_t;
532#else
533typedef unsigned long pci_addr_t;
534typedef unsigned long pci_size_t;
535#endif
536
537struct pci_region {
538 pci_addr_t bus_start;
539 phys_addr_t phys_start;
540 pci_size_t size;
541 unsigned long flags;
542
543 pci_addr_t bus_lower;
544};
545
546#define PCI_REGION_MEM 0x00000000
547#define PCI_REGION_IO 0x00000001
548#define PCI_REGION_TYPE 0x00000001
549#define PCI_REGION_PREFETCH 0x00000008
550
551#define PCI_REGION_SYS_MEMORY 0x00000100
552#define PCI_REGION_RO 0x00000200
553
554static inline void pci_set_region(struct pci_region *reg,
555 pci_addr_t bus_start,
556 phys_addr_t phys_start,
557 pci_size_t size,
558 unsigned long flags) {
559 reg->bus_start = bus_start;
560 reg->phys_start = phys_start;
561 reg->size = size;
562 reg->flags = flags;
563}
564
565typedef int pci_dev_t;
566
567#define PCI_BUS(d) (((d) >> 16) & 0xff)
568
569
570
571
572
573
574
575
576
577
578#define PCI_DEV(d) (((d) >> 11) & 0x1f)
579#define PCI_FUNC(d) (((d) >> 8) & 0x7)
580#define PCI_DEVFN(d, f) ((d) << 11 | (f) << 8)
581
582#define PCI_MASK_BUS(bdf) ((bdf) & 0xffff)
583#define PCI_ADD_BUS(bus, devfn) (((bus) << 16) | (devfn))
584#define PCI_BDF(b, d, f) ((b) << 16 | PCI_DEVFN(d, f))
585#define PCI_ANY_ID (~0)
586
587
588#define PCI_TO_BDF(val) ((val) << 8)
589
590struct pci_device_id {
591 unsigned int vendor, device;
592 unsigned int subvendor, subdevice;
593 unsigned int class, class_mask;
594 unsigned long driver_data;
595};
596
597struct pci_controller;
598
599struct pci_config_table {
600 unsigned int vendor, device;
601 unsigned int class;
602 unsigned int bus;
603 unsigned int dev;
604 unsigned int func;
605
606 void (*config_device)(struct pci_controller* hose, pci_dev_t dev,
607 struct pci_config_table *);
608 unsigned long priv[3];
609};
610
611extern void pci_cfgfunc_do_nothing(struct pci_controller* hose, pci_dev_t dev,
612 struct pci_config_table *);
613extern void pci_cfgfunc_config_device(struct pci_controller* hose, pci_dev_t dev,
614 struct pci_config_table *);
615
616#define INDIRECT_TYPE_NO_PCIE_LINK 1
617
618
619
620
621
622
623
624
625
626
627
628
629struct pci_controller {
630 struct udevice *bus;
631 struct udevice *ctlr;
632 bool skip_auto_config_until_reloc;
633
634 int first_busno;
635 int last_busno;
636
637 volatile unsigned int *cfg_addr;
638 volatile unsigned char *cfg_data;
639
640 int indirect_type;
641
642
643
644
645
646
647
648
649
650
651
652 struct pci_region *regions;
653 int region_count;
654
655 struct pci_config_table *config_table;
656
657 void (*fixup_irq)(struct pci_controller *, pci_dev_t);
658
659
660 struct pci_region *pci_mem, *pci_io, *pci_prefetch;
661};
662
663#if defined(CONFIG_DM_PCI_COMPAT)
664extern phys_addr_t pci_hose_bus_to_phys(struct pci_controller* hose,
665 pci_addr_t addr, unsigned long flags);
666extern pci_addr_t pci_hose_phys_to_bus(struct pci_controller* hose,
667 phys_addr_t addr, unsigned long flags);
668
669#define pci_phys_to_bus(dev, addr, flags) \
670 pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
671#define pci_bus_to_phys(dev, addr, flags) \
672 pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), (addr), (flags))
673
674#define pci_virt_to_bus(dev, addr, flags) \
675 pci_hose_phys_to_bus(pci_bus_to_hose(PCI_BUS(dev)), \
676 (virt_to_phys(addr)), (flags))
677#define pci_bus_to_virt(dev, addr, flags, len, map_flags) \
678 map_physmem(pci_hose_bus_to_phys(pci_bus_to_hose(PCI_BUS(dev)), \
679 (addr), (flags)), \
680 (len), (map_flags))
681
682#define pci_phys_to_mem(dev, addr) \
683 pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
684#define pci_mem_to_phys(dev, addr) \
685 pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
686#define pci_phys_to_io(dev, addr) pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
687#define pci_io_to_phys(dev, addr) pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
688
689#define pci_virt_to_mem(dev, addr) \
690 pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
691#define pci_mem_to_virt(dev, addr, len, map_flags) \
692 pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
693#define pci_virt_to_io(dev, addr) \
694 pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
695#define pci_io_to_virt(dev, addr, len, map_flags) \
696 pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
697
698
699extern int pci_hose_read_config_byte(struct pci_controller *hose,
700 pci_dev_t dev, int where, u8 *val);
701extern int pci_hose_read_config_word(struct pci_controller *hose,
702 pci_dev_t dev, int where, u16 *val);
703extern int pci_hose_read_config_dword(struct pci_controller *hose,
704 pci_dev_t dev, int where, u32 *val);
705extern int pci_hose_write_config_byte(struct pci_controller *hose,
706 pci_dev_t dev, int where, u8 val);
707extern int pci_hose_write_config_word(struct pci_controller *hose,
708 pci_dev_t dev, int where, u16 val);
709extern int pci_hose_write_config_dword(struct pci_controller *hose,
710 pci_dev_t dev, int where, u32 val);
711#endif
712
713void pciauto_region_init(struct pci_region *res);
714void pciauto_region_align(struct pci_region *res, pci_size_t size);
715void pciauto_config_init(struct pci_controller *hose);
716
717
718
719
720
721
722
723
724
725
726
727
728
729int pciauto_region_allocate(struct pci_region *res, pci_size_t size,
730 pci_addr_t *bar, bool supports_64bit);
731int pci_skip_dev(struct pci_controller *hose, pci_dev_t dev);
732
733#if defined(CONFIG_DM_PCI_COMPAT)
734extern int pci_hose_read_config_byte_via_dword(struct pci_controller *hose,
735 pci_dev_t dev, int where, u8 *val);
736extern int pci_hose_read_config_word_via_dword(struct pci_controller *hose,
737 pci_dev_t dev, int where, u16 *val);
738extern int pci_hose_write_config_byte_via_dword(struct pci_controller *hose,
739 pci_dev_t dev, int where, u8 val);
740extern int pci_hose_write_config_word_via_dword(struct pci_controller *hose,
741 pci_dev_t dev, int where, u16 val);
742
743extern void *pci_map_bar(pci_dev_t pdev, int bar, int flags);
744extern void pci_register_hose(struct pci_controller* hose);
745extern struct pci_controller* pci_bus_to_hose(int bus);
746extern struct pci_controller *find_hose_by_cfg_addr(void *cfg_addr);
747extern struct pci_controller *pci_get_hose_head(void);
748
749extern int pci_hose_scan(struct pci_controller *hose);
750extern int pci_hose_scan_bus(struct pci_controller *hose, int bus);
751
752extern void pciauto_setup_device(struct pci_controller *hose,
753 pci_dev_t dev, int bars_num,
754 struct pci_region *mem,
755 struct pci_region *prefetch,
756 struct pci_region *io);
757extern void pciauto_prescan_setup_bridge(struct pci_controller *hose,
758 pci_dev_t dev, int sub_bus);
759extern void pciauto_postscan_setup_bridge(struct pci_controller *hose,
760 pci_dev_t dev, int sub_bus);
761extern int pciauto_config_device(struct pci_controller *hose, pci_dev_t dev);
762
763extern pci_dev_t pci_find_device (unsigned int vendor, unsigned int device, int index);
764extern pci_dev_t pci_find_devices (struct pci_device_id *ids, int index);
765pci_dev_t pci_find_class(unsigned int find_class, int index);
766
767extern int pci_hose_find_capability(struct pci_controller *hose, pci_dev_t dev,
768 int cap);
769extern int pci_hose_find_cap_start(struct pci_controller *hose, pci_dev_t dev,
770 u8 hdr_type);
771extern int pci_find_cap(struct pci_controller *hose, pci_dev_t dev, int pos,
772 int cap);
773
774int pci_find_next_ext_capability(struct pci_controller *hose,
775 pci_dev_t dev, int start, int cap);
776int pci_hose_find_ext_capability(struct pci_controller *hose,
777 pci_dev_t dev, int cap);
778
779#endif
780
781const char * pci_class_str(u8 class);
782int pci_last_busno(void);
783
784#ifdef CONFIG_MPC85xx
785extern void pci_mpc85xx_init (struct pci_controller *hose);
786#endif
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802void pci_write_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum,
803 u32 addr);
804
805
806
807
808
809
810
811
812
813
814
815u32 pci_read_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum);
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830pci_dev_t pci_hose_find_devices(struct pci_controller *hose, int busnum,
831 struct pci_device_id *ids, int *indexp);
832
833
834enum pci_size_t {
835 PCI_SIZE_8,
836 PCI_SIZE_16,
837 PCI_SIZE_32,
838};
839
840struct udevice;
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858struct pci_child_plat {
859 int devfn;
860 unsigned short vendor;
861 unsigned short device;
862 unsigned int class;
863
864
865 bool is_virtfn;
866 struct udevice *pfdev;
867 int virtid;
868};
869
870
871struct dm_pci_ops {
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890 int (*read_config)(const struct udevice *bus, pci_dev_t bdf,
891 uint offset, ulong *valuep, enum pci_size_t size);
892
893
894
895
896
897
898
899
900
901
902 int (*write_config)(struct udevice *bus, pci_dev_t bdf, uint offset,
903 ulong value, enum pci_size_t size);
904};
905
906
907#define pci_get_ops(dev) ((struct dm_pci_ops *)(dev)->driver->ops)
908
909
910
911
912
913
914
915pci_dev_t dm_pci_get_bdf(const struct udevice *dev);
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932int pci_bind_bus_devices(struct udevice *bus);
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947int pci_auto_config_devices(struct udevice *bus);
948
949
950
951
952
953
954
955
956int dm_pci_bus_find_bdf(pci_dev_t bdf, struct udevice **devp);
957
958
959
960
961
962
963
964
965int pci_bus_find_devfn(const struct udevice *bus, pci_dev_t find_devfn,
966 struct udevice **devp);
967
968
969
970
971
972
973
974
975
976
977
978
979int pci_find_first_device(struct udevice **devp);
980
981
982
983
984
985
986
987
988
989
990
991int pci_find_next_device(struct udevice **devp);
992
993
994
995
996
997
998
999
1000int pci_get_ff(enum pci_size_t size);
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014int pci_bus_find_devices(struct udevice *bus, const struct pci_device_id *ids,
1015 int *indexp, struct udevice **devp);
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026int pci_find_device_id(const struct pci_device_id *ids, int index,
1027 struct udevice **devp);
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043int dm_pci_hose_probe_bus(struct udevice *bus);
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058int pci_bus_read_config(const struct udevice *bus, pci_dev_t bdf, int offset,
1059 unsigned long *valuep, enum pci_size_t size);
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071int pci_bus_write_config(struct udevice *bus, pci_dev_t bdf, int offset,
1072 unsigned long value, enum pci_size_t size);
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086int pci_bus_clrset_config32(struct udevice *bus, pci_dev_t bdf, int offset,
1087 u32 clr, u32 set);
1088
1089
1090
1091
1092
1093int dm_pci_read_config(const struct udevice *dev, int offset,
1094 unsigned long *valuep, enum pci_size_t size);
1095
1096int dm_pci_read_config8(const struct udevice *dev, int offset, u8 *valuep);
1097int dm_pci_read_config16(const struct udevice *dev, int offset, u16 *valuep);
1098int dm_pci_read_config32(const struct udevice *dev, int offset, u32 *valuep);
1099
1100int dm_pci_write_config(struct udevice *dev, int offset, unsigned long value,
1101 enum pci_size_t size);
1102
1103int dm_pci_write_config8(struct udevice *dev, int offset, u8 value);
1104int dm_pci_write_config16(struct udevice *dev, int offset, u16 value);
1105int dm_pci_write_config32(struct udevice *dev, int offset, u32 value);
1106
1107
1108
1109
1110
1111int dm_pci_clrset_config8(struct udevice *dev, int offset, u32 clr, u32 set);
1112int dm_pci_clrset_config16(struct udevice *dev, int offset, u32 clr, u32 set);
1113int dm_pci_clrset_config32(struct udevice *dev, int offset, u32 clr, u32 set);
1114
1115
1116
1117
1118
1119
1120int pci_write_config32(pci_dev_t pcidev, int offset, u32 value);
1121int pci_write_config16(pci_dev_t pcidev, int offset, u16 value);
1122int pci_write_config8(pci_dev_t pcidev, int offset, u8 value);
1123int pci_read_config32(pci_dev_t pcidev, int offset, u32 *valuep);
1124int pci_read_config16(pci_dev_t pcidev, int offset, u16 *valuep);
1125int pci_read_config8(pci_dev_t pcidev, int offset, u8 *valuep);
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145int pci_generic_mmap_write_config(
1146 const struct udevice *bus,
1147 int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset,
1148 void **addrp),
1149 pci_dev_t bdf,
1150 uint offset,
1151 ulong value,
1152 enum pci_size_t size);
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171int pci_generic_mmap_read_config(
1172 const struct udevice *bus,
1173 int (*addr_f)(const struct udevice *bus, pci_dev_t bdf, uint offset,
1174 void **addrp),
1175 pci_dev_t bdf,
1176 uint offset,
1177 ulong *valuep,
1178 enum pci_size_t size);
1179
1180#if defined(CONFIG_PCI_SRIOV)
1181
1182
1183
1184
1185
1186
1187
1188int pci_sriov_init(struct udevice *pdev, int vf_en);
1189
1190
1191
1192
1193
1194
1195
1196int pci_sriov_get_totalvfs(struct udevice *pdev);
1197#endif
1198
1199#ifdef CONFIG_DM_PCI_COMPAT
1200
1201static inline int pci_write_config_dword(pci_dev_t pcidev, int offset,
1202 u32 value)
1203{
1204 return pci_write_config32(pcidev, offset, value);
1205}
1206
1207
1208static inline int pci_write_config_word(pci_dev_t pcidev, int offset,
1209 u16 value)
1210{
1211 return pci_write_config16(pcidev, offset, value);
1212}
1213
1214
1215static inline int pci_write_config_byte(pci_dev_t pcidev, int offset,
1216 u8 value)
1217{
1218 return pci_write_config8(pcidev, offset, value);
1219}
1220
1221
1222static inline int pci_read_config_dword(pci_dev_t pcidev, int offset,
1223 u32 *valuep)
1224{
1225 return pci_read_config32(pcidev, offset, valuep);
1226}
1227
1228
1229static inline int pci_read_config_word(pci_dev_t pcidev, int offset,
1230 u16 *valuep)
1231{
1232 return pci_read_config16(pcidev, offset, valuep);
1233}
1234
1235
1236static inline int pci_read_config_byte(pci_dev_t pcidev, int offset,
1237 u8 *valuep)
1238{
1239 return pci_read_config8(pcidev, offset, valuep);
1240}
1241#endif
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252int dm_pciauto_config_device(struct udevice *dev);
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267ulong pci_conv_32_to_size(ulong value, uint offset, enum pci_size_t size);
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282ulong pci_conv_size_to_32(ulong old, ulong value, uint offset,
1283 enum pci_size_t size);
1284
1285
1286
1287
1288
1289
1290
1291struct udevice *pci_get_controller(struct udevice *dev);
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302int pci_get_regions(struct udevice *dev, struct pci_region **iop,
1303 struct pci_region **memp, struct pci_region **prefp);
1304int
1305pci_get_dma_regions(struct udevice *dev, struct pci_region *memp, int index);
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315void dm_pci_write_bar32(struct udevice *dev, int barnum, u32 addr);
1316
1317
1318
1319
1320
1321
1322
1323
1324u32 dm_pci_read_bar32(const struct udevice *dev, int barnum);
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334phys_addr_t dm_pci_bus_to_phys(struct udevice *dev, pci_addr_t addr,
1335 unsigned long flags);
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345pci_addr_t dm_pci_phys_to_bus(struct udevice *dev, phys_addr_t addr,
1346 unsigned long flags);
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363void *dm_pci_map_bar(struct udevice *dev, int bar, int flags);
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386int dm_pci_find_next_capability(struct udevice *dev, u8 start, int cap);
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408int dm_pci_find_capability(struct udevice *dev, int cap);
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433int dm_pci_find_next_ext_capability(struct udevice *dev, int start, int cap);
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456int dm_pci_find_ext_capability(struct udevice *dev, int cap);
1457
1458
1459
1460
1461
1462
1463
1464int dm_pci_flr(struct udevice *dev);
1465
1466#define dm_pci_virt_to_bus(dev, addr, flags) \
1467 dm_pci_phys_to_bus(dev, (virt_to_phys(addr)), (flags))
1468#define dm_pci_bus_to_virt(dev, addr, flags, len, map_flags) \
1469 map_physmem(dm_pci_bus_to_phys(dev, (addr), (flags)), \
1470 (len), (map_flags))
1471
1472#define dm_pci_phys_to_mem(dev, addr) \
1473 dm_pci_phys_to_bus((dev), (addr), PCI_REGION_MEM)
1474#define dm_pci_mem_to_phys(dev, addr) \
1475 dm_pci_bus_to_phys((dev), (addr), PCI_REGION_MEM)
1476#define dm_pci_phys_to_io(dev, addr) \
1477 dm_pci_phys_to_bus((dev), (addr), PCI_REGION_IO)
1478#define dm_pci_io_to_phys(dev, addr) \
1479 dm_pci_bus_to_phys((dev), (addr), PCI_REGION_IO)
1480
1481#define dm_pci_virt_to_mem(dev, addr) \
1482 dm_pci_virt_to_bus((dev), (addr), PCI_REGION_MEM)
1483#define dm_pci_mem_to_virt(dev, addr, len, map_flags) \
1484 dm_pci_bus_to_virt((dev), (addr), PCI_REGION_MEM, (len), (map_flags))
1485#define dm_pci_virt_to_io(dev, addr) \
1486 dm_pci_virt_to_bus((dev), (addr), PCI_REGION_IO)
1487#define dm_pci_io_to_virt(dev, addr, len, map_flags) \
1488 dm_pci_bus_to_virt((dev), (addr), PCI_REGION_IO, (len), (map_flags))
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499int dm_pci_find_device(unsigned int vendor, unsigned int device, int index,
1500 struct udevice **devp);
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510int dm_pci_find_class(uint find_class, int index, struct udevice **devp);
1511
1512
1513
1514
1515
1516
1517
1518
1519struct pci_emul_uc_priv {
1520 struct udevice *client;
1521};
1522
1523
1524
1525
1526struct dm_pci_emul_ops {
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536 int (*read_config)(const struct udevice *dev, uint offset,
1537 ulong *valuep, enum pci_size_t size);
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547 int (*write_config)(struct udevice *dev, uint offset, ulong value,
1548 enum pci_size_t size);
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559 int (*read_io)(struct udevice *dev, unsigned int addr, ulong *valuep,
1560 enum pci_size_t size);
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571 int (*write_io)(struct udevice *dev, unsigned int addr,
1572 ulong value, enum pci_size_t size);
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588 int (*map_physmem)(struct udevice *dev, phys_addr_t addr,
1589 unsigned long *lenp, void **ptrp);
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604 int (*unmap_physmem)(struct udevice *dev, const void *vaddr,
1605 unsigned long len);
1606};
1607
1608
1609#define pci_get_emul_ops(dev) ((struct dm_pci_emul_ops *)(dev)->driver->ops)
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622int sandbox_pci_get_emul(const struct udevice *bus, pci_dev_t find_devfn,
1623 struct udevice **containerp, struct udevice **emulp);
1624
1625
1626
1627
1628
1629
1630
1631
1632int sandbox_pci_get_client(struct udevice *emul, struct udevice **devp);
1633
1634
1635
1636
1637
1638
1639
1640extern void board_pci_fixup_dev(struct udevice *bus, struct udevice *dev);
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651#define PCI_DEVICE(vend, dev) \
1652 .vendor = (vend), .device = (dev), \
1653 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665#define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \
1666 .vendor = (vend), .device = (dev), \
1667 .subvendor = (subvend), .subdevice = (subdev)
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678#define PCI_DEVICE_CLASS(dev_class, dev_class_mask) \
1679 .class = (dev_class), .class_mask = (dev_class_mask), \
1680 .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
1681 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694#define PCI_VDEVICE(vend, dev) \
1695 .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \
1696 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0
1697
1698
1699
1700
1701
1702
1703struct pci_driver_entry {
1704 struct driver *driver;
1705 const struct pci_device_id *match;
1706};
1707
1708#define U_BOOT_PCI_DEVICE(__name, __match) \
1709 ll_entry_declare(struct pci_driver_entry, __name, pci_driver_entry) = {\
1710 .driver = llsym(struct driver, __name, driver), \
1711 .match = __match, \
1712 }
1713
1714#endif
1715#endif
1716